llvm/test/CodeGen/ARM/2010-05-19-Shuffles.ll
Bob Wilson 63b8845e78 Handle Neon v2f64 and v2i64 vector shuffles as register copies.
This fixes the remaining issue with pr7167.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104257 91177308-0d34-0410-b5e6-96231b3b80d8
2010-05-20 18:39:53 +00:00

22 lines
651 B
LLVM

; RUN: llc < %s -mtriple=armv7-eabi -mcpu=cortex-a8
; pr7167
define <8 x i8> @f1(<8 x i8> %x) nounwind {
%y = shufflevector <8 x i8> %x, <8 x i8> undef,
<8 x i32> <i32 2, i32 3, i32 0, i32 1, i32 6, i32 7, i32 4, i32 5>
ret <8 x i8> %y
}
define <8 x i8> @f2(<8 x i8> %x) nounwind {
%y = shufflevector <8 x i8> %x, <8 x i8> undef,
<8 x i32> <i32 1, i32 2, i32 0, i32 5, i32 3, i32 6, i32 7, i32 4>
ret <8 x i8> %y
}
define void @f3(<4 x i64>* %xp) nounwind {
%x = load <4 x i64>* %xp
%y = shufflevector <4 x i64> %x, <4 x i64> undef, <4 x i32> <i32 0, i32 3, i32 2, i32 1>
store <4 x i64> %y, <4 x i64>* %xp
ret void
}