mirror of
https://github.com/RPCS3/llvm.git
synced 2024-11-25 21:00:00 +00:00
9e08876a2a
instructions to help disassembly. We also changed the output of the addressing modes to omit the '+' from the assembler syntax #+/-<imm> or +/-<Rm>. See, for example, A8.6.57/58/60. And modified test cases to not expect '+' in +reg or #+num. For example, ; CHECK: ldr.w r9, [r7, #28] git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@98745 91177308-0d34-0410-b5e6-96231b3b80d8
28 lines
682 B
LLVM
28 lines
682 B
LLVM
; RUN: llc < %s -march=arm -mtriple=arm-linux-gnueabi \
|
|
; RUN: | FileCheck %s -check-prefix=CHECK-NONPIC
|
|
; RUN: llc < %s -march=arm -mtriple=arm-linux-gnueabi \
|
|
; RUN: -relocation-model=pic | FileCheck %s -check-prefix=CHECK-PIC
|
|
|
|
@i = external thread_local global i32 ; <i32*> [#uses=2]
|
|
|
|
define i32 @f() {
|
|
; CHECK-NONPIC: f:
|
|
; CHECK-NONPIC: ldr {{r.}}, [pc, {{r.}}]
|
|
; CHECK-NONPIC: i(gottpoff)
|
|
; CHECK-PIC: f:
|
|
; CHECK-PIC: __tls_get_addr
|
|
entry:
|
|
%tmp1 = load i32* @i ; <i32> [#uses=1]
|
|
ret i32 %tmp1
|
|
}
|
|
|
|
define i32* @g() {
|
|
; CHECK-NONPIC: g:
|
|
; CHECK-NONPIC: ldr {{r.}}, [pc, {{r.}}]
|
|
; CHECK-NONPIC: i(gottpoff)
|
|
; CHECK-PIC: g:
|
|
; CHECK-PIC: __tls_get_addr
|
|
entry:
|
|
ret i32* @i
|
|
}
|