RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-01-29 14:42:01 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm/lib/Target
History
Nate Begeman c3f8c2eaac Missed a spot. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25233 91177308-0d34-0410-b5e6-96231b3b80d8
2006-01-11 23:20:28 +00:00
..
Alpha
Add bswap, rotl, and rotr nodes
2006-01-11 21:21:00 +00:00
CBackend
yet more C++ standards-compliance stuff.
2005-12-27 10:40:34 +00:00
IA64
Missed a spot.
2006-01-11 23:20:28 +00:00
PowerPC
Fix an off-by-one error that Nate's eagle eyes caught
2006-01-11 23:16:29 +00:00
Skeleton
Support multiple ValueTypes per RegisterClass, needed for upcoming vector
2005-12-01 04:51:06 +00:00
Sparc
Add bswap, rotl, and rotr nodes
2006-01-11 21:21:00 +00:00
SparcV8
Add bswap, rotl, and rotr nodes
2006-01-11 21:21:00 +00:00
SparcV9
Support multiple ValueTypes per RegisterClass, needed for upcoming vector
2005-12-01 04:51:06 +00:00
X86
Added ROTL and ROTR.
2006-01-11 23:20:05 +00:00
Makefile
DONT_BUILD_RELINKED is gone and implied by BUILD_ARCHIVE now
2005-10-24 02:26:13 +00:00
MRegisterInfo.cpp
…
SubtargetFeature.cpp
Preparation of supporting scheduling info. Need to find info based on selected
2005-10-25 15:15:28 +00:00
Target.td
New DAG node properties SNDPInFlag, SNDPOutFlag, and SNDPOptInFlag to replace
2006-01-09 18:28:21 +00:00
TargetData.cpp
…
TargetFrameInfo.cpp
…
TargetInstrInfo.cpp
…
TargetMachine.cpp
…
TargetMachineRegistry.cpp
…
TargetSchedInfo.cpp
…
TargetSchedule.td
add a marker
2005-10-23 22:07:20 +00:00
TargetSelectionDAG.td
Add bswap, rotl, and rotr nodes
2006-01-11 21:21:00 +00:00
TargetSubtarget.cpp
…