mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-13 23:18:58 +00:00
d6de44078b
Optimized sitofp i64 %x to double. The current sequence movl %ecx, 8(%esp) movl %edx, 12(%esp) fildll 8(%esp) is replaced with: movd %ecx, %xmm0 movd %edx, %xmm1 punpckldq %xmm1, %xmm0 movq %xmm0, 8(%esp) Differential Revision: http://reviews.llvm.org/D15946 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@257285 91177308-0d34-0410-b5e6-96231b3b80d8
176 lines
4.4 KiB
LLVM
176 lines
4.4 KiB
LLVM
; Verify that scalar integer conversions to FP compile successfully
|
|
; (at one time long double failed with avx512f), and that reasonable
|
|
; instruction sequences are selected based on subtarget features.
|
|
; Due to the plethora of reasonable sequences we just check for
|
|
; one key instruction, usually a cvt or fild, allowing the test
|
|
; to be relatively easily updated when sequences are improved.
|
|
;
|
|
; RUN: llc < %s -mtriple=i386-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefix=CHECK --check-prefix=AVX512_32
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefix=CHECK --check-prefix=AVX512_64
|
|
; RUN: llc < %s -mtriple=i386-unknown-unknown -mattr=+sse2 | FileCheck %s --check-prefix=CHECK --check-prefix=SSE2_32
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse2 | FileCheck %s --check-prefix=CHECK --check-prefix=SSE2_64
|
|
; RUN: llc < %s -mtriple=i386-unknown-unknown -mattr=-sse | FileCheck %s --check-prefix=CHECK --check-prefix=X87
|
|
|
|
; CHECK-LABEL: u32_to_f
|
|
; AVX512_32: vcvtusi2ssl
|
|
; AVX512_64: vcvtusi2ssl
|
|
; SSE2_32: cvtsd2ss
|
|
; SSE2_64: cvtsi2ssq
|
|
; X87: fildll
|
|
define float @u32_to_f(i32 %a) nounwind {
|
|
%r = uitofp i32 %a to float
|
|
ret float %r
|
|
}
|
|
|
|
; CHECK-LABEL: s32_to_f
|
|
; AVX512_32: vcvtsi2ssl
|
|
; AVX512_64: vcvtsi2ssl
|
|
; SSE2_32: cvtsi2ssl
|
|
; SSE2_64: cvtsi2ssl
|
|
; X87: fildl
|
|
define float @s32_to_f(i32 %a) nounwind {
|
|
%r = sitofp i32 %a to float
|
|
ret float %r
|
|
}
|
|
|
|
; CHECK-LABEL: u32_to_d
|
|
; AVX512_32: vcvtusi2sdl
|
|
; AVX512_64: vcvtusi2sdl
|
|
; SSE2_32: subsd
|
|
; SSE2_64: cvtsi2sdq
|
|
; X87: fildll
|
|
define double @u32_to_d(i32 %a) nounwind {
|
|
%r = uitofp i32 %a to double
|
|
ret double %r
|
|
}
|
|
|
|
; CHECK-LABEL: s32_to_d
|
|
; AVX512_32: vcvtsi2sdl
|
|
; AVX512_64: vcvtsi2sdl
|
|
; SSE2_32: cvtsi2sdl
|
|
; SSE2_64: cvtsi2sdl
|
|
; X87: fildl
|
|
define double @s32_to_d(i32 %a) nounwind {
|
|
%r = sitofp i32 %a to double
|
|
ret double %r
|
|
}
|
|
|
|
; CHECK-LABEL: u32_to_x
|
|
; AVX512_32: vsubsd
|
|
; AVX512_64: vsubsd
|
|
; SSE2_32: subsd
|
|
; SSE2_64: fildll
|
|
; X87: fildll
|
|
define x86_fp80 @u32_to_x(i32 %a) nounwind {
|
|
%r = uitofp i32 %a to x86_fp80
|
|
ret x86_fp80 %r
|
|
}
|
|
|
|
; CHECK-LABEL: s32_to_x
|
|
; CHECK: fildl
|
|
define x86_fp80 @s32_to_x(i32 %a) nounwind {
|
|
%r = sitofp i32 %a to x86_fp80
|
|
ret x86_fp80 %r
|
|
}
|
|
|
|
; CHECK-LABEL: u64_to_f
|
|
; AVX512_32: vmovq {{.*#+}} xmm0 = mem[0],zero
|
|
; AVX512_32: vmovlpd %xmm0, {{[0-9]+}}(%esp)
|
|
; AVX512_32: fildll
|
|
|
|
; AVX512_64: vcvtusi2ssq
|
|
|
|
; SSE2_32: movq {{.*#+}} xmm0 = mem[0],zero
|
|
; SSE2_32: movq %xmm0, {{[0-9]+}}(%esp)
|
|
; SSE2_32: fildll
|
|
|
|
; SSE2_64: cvtsi2ssq
|
|
; X87: fildll
|
|
define float @u64_to_f(i64 %a) nounwind {
|
|
%r = uitofp i64 %a to float
|
|
ret float %r
|
|
}
|
|
|
|
; CHECK-LABEL: s64_to_f
|
|
; AVX512_32: fildll
|
|
; AVX512_64: vcvtsi2ssq
|
|
; SSE2_32: fildll
|
|
; SSE2_64: cvtsi2ssq
|
|
; X87: fildll
|
|
define float @s64_to_f(i64 %a) nounwind {
|
|
%r = sitofp i64 %a to float
|
|
ret float %r
|
|
}
|
|
|
|
; CHECK-LABEL: s64_to_f_2
|
|
; SSE2_32: movd %ecx, %xmm0
|
|
; SSE2_32: movd %eax, %xmm1
|
|
; SSE2_32: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
|
|
; SSE2_32: movq %xmm1, {{[0-9]+}}(%esp)
|
|
; SSE2_32: fildll {{[0-9]+}}(%esp)
|
|
|
|
; AVX512_32: vmovd %eax, %xmm0
|
|
; AVX512_32: vpinsrd $1, %ecx, %xmm0, %xmm0
|
|
; AVX512_32: vmovlpd %xmm0, {{[0-9]+}}(%esp)
|
|
; AVX512_32: fildll {{[0-9]+}}(%esp)
|
|
|
|
define float @s64_to_f_2(i64 %a) nounwind {
|
|
%a1 = add i64 %a, 5
|
|
%r = sitofp i64 %a1 to float
|
|
ret float %r
|
|
}
|
|
|
|
; CHECK-LABEL: u64_to_d
|
|
; AVX512_32: vpunpckldq
|
|
; AVX512_64: vcvtusi2sdq
|
|
; SSE2_32: punpckldq
|
|
; SSE2_64: punpckldq
|
|
; X87: fildll
|
|
define double @u64_to_d(i64 %a) nounwind {
|
|
%r = uitofp i64 %a to double
|
|
ret double %r
|
|
}
|
|
|
|
; CHECK-LABEL: s64_to_d
|
|
; AVX512_32: fildll
|
|
; AVX512_64: vcvtsi2sdq
|
|
; SSE2_32: fildll
|
|
; SSE2_64: cvtsi2sdq
|
|
; X87: fildll
|
|
define double @s64_to_d(i64 %a) nounwind {
|
|
%r = sitofp i64 %a to double
|
|
ret double %r
|
|
}
|
|
|
|
; CHECK-LABEL: s64_to_d_2
|
|
; SSE2_32: movd %ecx, %xmm0
|
|
; SSE2_32: movd %eax, %xmm1
|
|
; SSE2_32: punpckldq %xmm0, %xmm1
|
|
; SSE2_32: movq %xmm1, {{[0-9]+}}(%esp)
|
|
; SSE2_32: fildll
|
|
|
|
; AVX512_32: vmovd %eax, %xmm0
|
|
; AVX512_32: vpinsrd $1, %ecx, %xmm0, %xmm0
|
|
; AVX512_32: vmovlpd %xmm0, {{[0-9]+}}(%esp)
|
|
; AVX512_32: fildll
|
|
|
|
define double @s64_to_d_2(i64 %a) nounwind {
|
|
%b = add i64 %a, 5
|
|
%f = sitofp i64 %b to double
|
|
ret double %f
|
|
}
|
|
|
|
; CHECK-LABEL: u64_to_x
|
|
; CHECK: fildll
|
|
define x86_fp80 @u64_to_x(i64 %a) nounwind {
|
|
%r = uitofp i64 %a to x86_fp80
|
|
ret x86_fp80 %r
|
|
}
|
|
|
|
; CHECK-LABEL: s64_to_x
|
|
; CHECK: fildll
|
|
define x86_fp80 @s64_to_x(i64 %a) nounwind {
|
|
%r = sitofp i64 %a to x86_fp80
|
|
ret x86_fp80 %r
|
|
}
|