mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-19 18:10:14 +00:00
29f94c7201
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209577 91177308-0d34-0410-b5e6-96231b3b80d8
64 lines
1.3 KiB
LLVM
64 lines
1.3 KiB
LLVM
; RUN: llc < %s -O0 -fast-isel-abort -mtriple=arm64-apple-darwin | FileCheck %s
|
|
|
|
;; Test returns.
|
|
define void @t0() nounwind ssp {
|
|
entry:
|
|
; CHECK: t0
|
|
; CHECK: ret
|
|
ret void
|
|
}
|
|
|
|
define i32 @t1(i32 %a) nounwind ssp {
|
|
entry:
|
|
; CHECK: t1
|
|
; CHECK: str w0, [sp, #12]
|
|
; CHECK-NEXT: ldr w0, [sp, #12]
|
|
; CHECK: ret
|
|
%a.addr = alloca i32, align 4
|
|
store i32 %a, i32* %a.addr, align 4
|
|
%tmp = load i32* %a.addr, align 4
|
|
ret i32 %tmp
|
|
}
|
|
|
|
define i64 @t2(i64 %a) nounwind ssp {
|
|
entry:
|
|
; CHECK: t2
|
|
; CHECK: str x0, [sp, #8]
|
|
; CHECK-NEXT: ldr x0, [sp, #8]
|
|
; CHECK: ret
|
|
%a.addr = alloca i64, align 8
|
|
store i64 %a, i64* %a.addr, align 8
|
|
%tmp = load i64* %a.addr, align 8
|
|
ret i64 %tmp
|
|
}
|
|
|
|
define signext i16 @ret_i16(i16 signext %a) nounwind {
|
|
entry:
|
|
; CHECK: @ret_i16
|
|
; CHECK: sxth w0, w0
|
|
%a.addr = alloca i16, align 1
|
|
store i16 %a, i16* %a.addr, align 1
|
|
%0 = load i16* %a.addr, align 1
|
|
ret i16 %0
|
|
}
|
|
|
|
define signext i8 @ret_i8(i8 signext %a) nounwind {
|
|
entry:
|
|
; CHECK: @ret_i8
|
|
; CHECK: sxtb w0, w0
|
|
%a.addr = alloca i8, align 1
|
|
store i8 %a, i8* %a.addr, align 1
|
|
%0 = load i8* %a.addr, align 1
|
|
ret i8 %0
|
|
}
|
|
|
|
define signext i1 @ret_i1(i1 signext %a) nounwind {
|
|
entry:
|
|
; CHECK: @ret_i1
|
|
; CHECK: and w0, w0, #0x1
|
|
%a.addr = alloca i1, align 1
|
|
store i1 %a, i1* %a.addr, align 1
|
|
%0 = load i1* %a.addr, align 1
|
|
ret i1 %0
|
|
}
|