mirror of
https://github.com/RPCS3/llvm.git
synced 2025-01-06 20:10:26 +00:00
7b59710b6f
This skips a couple of compare ones due to the different syntaxt for floating-point 0.0. AArch64 does it more canonically, and we'll need to fiddle ARM64 to make it work. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@207119 91177308-0d34-0410-b5e6-96231b3b80d8
62 lines
2.7 KiB
ArmAsm
62 lines
2.7 KiB
ArmAsm
// RUN: llvm-mc -triple aarch64-none-linux-gnu -mattr=+neon -show-encoding < %s | FileCheck %s
|
|
// RUN: llvm-mc -triple arm64-none-linux-gnu -mattr=+neon -show-encoding < %s | FileCheck %s
|
|
|
|
// Check that the assembler can handle the documented syntax for AArch64
|
|
|
|
//------------------------------------------------------------------------------
|
|
// Vector And
|
|
//------------------------------------------------------------------------------
|
|
and v0.8b, v1.8b, v2.8b
|
|
and v0.16b, v1.16b, v2.16b
|
|
|
|
// CHECK: and v0.8b, v1.8b, v2.8b // encoding: [0x20,0x1c,0x22,0x0e]
|
|
// CHECK: and v0.16b, v1.16b, v2.16b // encoding: [0x20,0x1c,0x22,0x4e]
|
|
|
|
|
|
//------------------------------------------------------------------------------
|
|
// Vector Orr
|
|
//------------------------------------------------------------------------------
|
|
orr v0.8b, v1.8b, v2.8b
|
|
orr v0.16b, v1.16b, v2.16b
|
|
|
|
// CHECK: orr v0.8b, v1.8b, v2.8b // encoding: [0x20,0x1c,0xa2,0x0e]
|
|
// CHECK: orr v0.16b, v1.16b, v2.16b // encoding: [0x20,0x1c,0xa2,0x4e]
|
|
|
|
|
|
//------------------------------------------------------------------------------
|
|
// Vector Eor
|
|
//------------------------------------------------------------------------------
|
|
eor v0.8b, v1.8b, v2.8b
|
|
eor v0.16b, v1.16b, v2.16b
|
|
|
|
// CHECK: eor v0.8b, v1.8b, v2.8b // encoding: [0x20,0x1c,0x22,0x2e]
|
|
// CHECK: eor v0.16b, v1.16b, v2.16b // encoding: [0x20,0x1c,0x22,0x6e]
|
|
|
|
|
|
//----------------------------------------------------------------------
|
|
// Vector Bitwise
|
|
//----------------------------------------------------------------------
|
|
|
|
bit v0.8b, v1.8b, v2.8b
|
|
bit v0.16b, v1.16b, v2.16b
|
|
bif v0.8b, v1.8b, v2.8b
|
|
bif v0.16b, v1.16b, v2.16b
|
|
bsl v0.8b, v1.8b, v2.8b
|
|
bsl v0.16b, v1.16b, v2.16b
|
|
orn v0.8b, v1.8b, v2.8b
|
|
orn v0.16b, v1.16b, v2.16b
|
|
bic v0.8b, v1.8b, v2.8b
|
|
bic v0.16b, v1.16b, v2.16b
|
|
|
|
// CHECK: bit v0.8b, v1.8b, v2.8b // encoding: [0x20,0x1c,0xa2,0x2e]
|
|
// CHECK: bit v0.16b, v1.16b, v2.16b // encoding: [0x20,0x1c,0xa2,0x6e]
|
|
// CHECK: bif v0.8b, v1.8b, v2.8b // encoding: [0x20,0x1c,0xe2,0x2e]
|
|
// CHECK: bif v0.16b, v1.16b, v2.16b // encoding: [0x20,0x1c,0xe2,0x6e]
|
|
// CHECK: bsl v0.8b, v1.8b, v2.8b // encoding: [0x20,0x1c,0x62,0x2e]
|
|
// CHECK: bsl v0.16b, v1.16b, v2.16b // encoding: [0x20,0x1c,0x62,0x6e]
|
|
// CHECK: orn v0.8b, v1.8b, v2.8b // encoding: [0x20,0x1c,0xe2,0x0e]
|
|
// CHECK: orn v0.16b, v1.16b, v2.16b // encoding: [0x20,0x1c,0xe2,0x4e]
|
|
// CHECK: bic v0.8b, v1.8b, v2.8b // encoding: [0x20,0x1c,0x62,0x0e]
|
|
// CHECK: bic v0.16b, v1.16b, v2.16b // encoding: [0x20,0x1c,0x62,0x4e]
|
|
|