mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-23 12:40:17 +00:00
12f33da20b
On AArch64 the pseudo instruction ldr <reg>, =... supports both 32-bit and 64-bit constants. Add support for 64 bit constants for the pools to support the pseudo instruction fully. Changes the AArch64 ldr-pseudo tests to use 32-bit registers and adds tests with 64-bit registers. Patch by Janne Grunau! Differential Revision: http://reviews.llvm.org/D4279 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@213387 91177308-0d34-0410-b5e6-96231b3b80d8
15 lines
441 B
ArmAsm
15 lines
441 B
ArmAsm
//RUN: not llvm-mc -triple=aarch64-linux-gnu - < %s 2>&1 | FileCheck --check-prefix=CHECK-ERROR %s
|
|
|
|
// simple test
|
|
.section a, "ax", @progbits
|
|
f1:
|
|
ldr w0, =0x100000001
|
|
// CHECK-ERROR: error: Immediate too large for register
|
|
// CHECK-ERROR: ldr w0, =0x100000001
|
|
// CHECK-ERROR: ^
|
|
f2:
|
|
ldr w0, =-0x80000001
|
|
// CHECK-ERROR: error: Immediate too large for register
|
|
// CHECK-ERROR: ldr w0, =-0x80000001
|
|
// CHECK-ERROR: ^
|