mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-03 01:12:53 +00:00
51120d77df
Stage 2: added detailed description of operands See bug 36572: https://bugs.llvm.org/show_bug.cgi?id=36572 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@349368 91177308-0d34-0410-b5e6-96231b3b80d8
22 lines
863 B
ReStructuredText
22 lines
863 B
ReStructuredText
..
|
|
**************************************************
|
|
* *
|
|
* Automatically generated file, do not edit! *
|
|
* *
|
|
**************************************************
|
|
|
|
.. _amdgpu_synid7_addr_mimg:
|
|
|
|
vaddr
|
|
===========================
|
|
|
|
Image address which includes from one to four dimensional coordinates and other data used to locate a position in the image.
|
|
|
|
*Size:* 1, 2, 3, 4, 8 or 16 dwords. Actual size depends on opcode and specific image being handled.
|
|
|
|
Note 1. Image format and dimensions are encoded in the image resource constant but not in the instruction.
|
|
|
|
Note 2. Actually image address size may vary from 1 to 13 dwords, but assembler currently supports a limited range of register sequences.
|
|
|
|
*Operands:* :ref:`v<amdgpu_synid_v>`
|