mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-13 23:18:58 +00:00
10e0424cf0
- Ensure we test X86 + X64 - sitopfp / uitofp requires testing for SSE2 and SSE42 as well (part of the fix for PR26953) git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@263640 91177308-0d34-0410-b5e6-96231b3b80d8
102 lines
3.5 KiB
LLVM
102 lines
3.5 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=i686-unknown -mattr=+sse4.2 | FileCheck %s --check-prefix=X86
|
|
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+sse4.2 | FileCheck %s --check-prefix=X64
|
|
|
|
; truncate v2i64 to v2i32
|
|
|
|
define void @convert_v2i64_to_v2i32(<2 x i32>* %dst.addr, <2 x i64> %src) nounwind {
|
|
; X86-LABEL: convert_v2i64_to_v2i32:
|
|
; X86: # BB#0: # %entry
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X86-NEXT: paddd .LCPI0_0, %xmm0
|
|
; X86-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
|
|
; X86-NEXT: movq %xmm0, (%eax)
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: convert_v2i64_to_v2i32:
|
|
; X64: # BB#0: # %entry
|
|
; X64-NEXT: paddd {{.*}}(%rip), %xmm0
|
|
; X64-NEXT: pshufd {{.*#+}} xmm0 = xmm0[0,2,2,3]
|
|
; X64-NEXT: movq %xmm0, (%rdi)
|
|
; X64-NEXT: retq
|
|
entry:
|
|
%val = trunc <2 x i64> %src to <2 x i32>
|
|
%add = add <2 x i32> %val, < i32 1, i32 1 >
|
|
store <2 x i32> %add, <2 x i32>* %dst.addr
|
|
ret void
|
|
}
|
|
|
|
; truncate v3i32 to v3i8
|
|
|
|
define void @convert_v3i32_to_v3i8(<3 x i8>* %dst.addr, <3 x i32>* %src.addr) nounwind {
|
|
; X86-LABEL: convert_v3i32_to_v3i8:
|
|
; X86: # BB#0: # %entry
|
|
; X86-NEXT: pushl %eax
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; X86-NEXT: movl {{[0-9]+}}(%esp), %ecx
|
|
; X86-NEXT: movdqa (%ecx), %xmm0
|
|
; X86-NEXT: paddd .LCPI1_0, %xmm0
|
|
; X86-NEXT: pextrb $8, %xmm0, 2(%eax)
|
|
; X86-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0,4,8,12,u,u,u,u,u,u,u,u,u,u,u,u]
|
|
; X86-NEXT: pmovzxwq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,xmm0[1],zero,zero,zero
|
|
; X86-NEXT: movd %xmm0, %ecx
|
|
; X86-NEXT: movw %cx, (%eax)
|
|
; X86-NEXT: popl %eax
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: convert_v3i32_to_v3i8:
|
|
; X64: # BB#0: # %entry
|
|
; X64-NEXT: movdqa (%rsi), %xmm0
|
|
; X64-NEXT: paddd {{.*}}(%rip), %xmm0
|
|
; X64-NEXT: pextrb $8, %xmm0, 2(%rdi)
|
|
; X64-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0,4,8,12,u,u,u,u,u,u,u,u,u,u,u,u]
|
|
; X64-NEXT: pmovzxwq {{.*#+}} xmm0 = xmm0[0],zero,zero,zero,xmm0[1],zero,zero,zero
|
|
; X64-NEXT: movd %xmm0, %eax
|
|
; X64-NEXT: movw %ax, (%rdi)
|
|
; X64-NEXT: retq
|
|
entry:
|
|
%load = load <3 x i32>, <3 x i32>* %src.addr
|
|
%val = trunc <3 x i32> %load to <3 x i8>
|
|
%add = add <3 x i8> %val, < i8 1, i8 1, i8 1 >
|
|
store <3 x i8> %add, <3 x i8>* %dst.addr
|
|
ret void
|
|
}
|
|
|
|
; truncate v5i16 to v5i8
|
|
|
|
define void @convert_v5i16_to_v5i8(<5 x i8>* %dst.addr, <5 x i16>* %src.addr) nounwind {
|
|
; X86-LABEL: convert_v5i16_to_v5i8:
|
|
; X86: # BB#0: # %entry
|
|
; X86-NEXT: pushl %ebp
|
|
; X86-NEXT: movl %esp, %ebp
|
|
; X86-NEXT: andl $-8, %esp
|
|
; X86-NEXT: subl $8, %esp
|
|
; X86-NEXT: movl 8(%ebp), %eax
|
|
; X86-NEXT: movl 12(%ebp), %ecx
|
|
; X86-NEXT: movdqa (%ecx), %xmm0
|
|
; X86-NEXT: paddw .LCPI2_0, %xmm0
|
|
; X86-NEXT: pextrb $8, %xmm0, 4(%eax)
|
|
; X86-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0,2,4,6,8,10,12,14,u,u,u,u,u,u,u,u]
|
|
; X86-NEXT: pmovzxdq {{.*#+}} xmm0 = xmm0[0],zero,xmm0[1],zero
|
|
; X86-NEXT: movd %xmm0, (%eax)
|
|
; X86-NEXT: movl %ebp, %esp
|
|
; X86-NEXT: popl %ebp
|
|
; X86-NEXT: retl
|
|
;
|
|
; X64-LABEL: convert_v5i16_to_v5i8:
|
|
; X64: # BB#0: # %entry
|
|
; X64-NEXT: movdqa (%rsi), %xmm0
|
|
; X64-NEXT: paddw {{.*}}(%rip), %xmm0
|
|
; X64-NEXT: pextrb $8, %xmm0, 4(%rdi)
|
|
; X64-NEXT: pshufb {{.*#+}} xmm0 = xmm0[0,2,4,6,8,10,12,14,u,u,u,u,u,u,u,u]
|
|
; X64-NEXT: pmovzxdq {{.*#+}} xmm0 = xmm0[0],zero,xmm0[1],zero
|
|
; X64-NEXT: movd %xmm0, (%rdi)
|
|
; X64-NEXT: retq
|
|
entry:
|
|
%load = load <5 x i16>, <5 x i16>* %src.addr
|
|
%val = trunc <5 x i16> %load to <5 x i8>
|
|
%add = add <5 x i8> %val, < i8 1, i8 1, i8 1, i8 1, i8 1 >
|
|
store <5 x i8> %add, <5 x i8>* %dst.addr
|
|
ret void
|
|
}
|