mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-15 07:59:57 +00:00
ee625573b5
the same functionality. This addresses another piece of bug 680. Next, on to fixing Alpha VAARG, which I broke last time. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25696 91177308-0d34-0410-b5e6-96231b3b80d8
80 lines
2.9 KiB
C++
80 lines
2.9 KiB
C++
//===-- IA64ISelLowering.h - IA64 DAG Lowering Interface --------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by Duraid Madina and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines the interfaces that IA64 uses to lower LLVM code into a
|
|
// selection DAG.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_TARGET_IA64_IA64ISELLOWERING_H
|
|
#define LLVM_TARGET_IA64_IA64ISELLOWERING_H
|
|
|
|
#include "llvm/Target/TargetLowering.h"
|
|
#include "llvm/CodeGen/SelectionDAG.h"
|
|
#include "IA64.h"
|
|
|
|
namespace llvm {
|
|
namespace IA64ISD {
|
|
enum NodeType {
|
|
// Start the numbering where the builting ops and target ops leave off.
|
|
FIRST_NUMBER = ISD::BUILTIN_OP_END+IA64::INSTRUCTION_LIST_END,
|
|
|
|
/// GETFD - the getf.d instruction takes a floating point operand and
|
|
/// returns its 64-bit memory representation as an i64
|
|
GETFD,
|
|
|
|
// TODO: explain this hack
|
|
BRCALL,
|
|
|
|
// RET_FLAG - Return with a flag operand
|
|
RET_FLAG
|
|
};
|
|
}
|
|
|
|
class IA64TargetLowering : public TargetLowering {
|
|
int VarArgsFrameIndex; // FrameIndex for start of varargs area.
|
|
//int ReturnAddrIndex; // FrameIndex for return slot.
|
|
unsigned GP, SP, RP; // FIXME - clean this mess up
|
|
|
|
public:
|
|
IA64TargetLowering(TargetMachine &TM);
|
|
|
|
unsigned VirtGPR; // this is public so it can be accessed in the selector
|
|
// for ISD::RET. add an accessor instead? FIXME
|
|
|
|
const char *getTargetNodeName(unsigned Opcode) const;
|
|
|
|
/// LowerArguments - This hook must be implemented to indicate how we should
|
|
/// lower the arguments for the specified function, into the specified DAG.
|
|
virtual std::vector<SDOperand>
|
|
LowerArguments(Function &F, SelectionDAG &DAG);
|
|
|
|
/// LowerCallTo - This hook lowers an abstract call to a function into an
|
|
/// actual call.
|
|
virtual std::pair<SDOperand, SDOperand>
|
|
LowerCallTo(SDOperand Chain, const Type *RetTy, bool isVarArg,
|
|
unsigned CC,
|
|
bool isTailCall, SDOperand Callee, ArgListTy &Args,
|
|
SelectionDAG &DAG);
|
|
|
|
/// LowerOperation - for custom lowering specific ops
|
|
/// (currently, only "ret void")
|
|
virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);
|
|
|
|
virtual std::pair<SDOperand, SDOperand>
|
|
LowerFrameReturnAddress(bool isFrameAddr, SDOperand Chain, unsigned Depth,
|
|
SelectionDAG &DAG);
|
|
|
|
// XXX virtual MachineBasicBlock *InsertAtEndOfBasicBlock(MachineInstr *MI,
|
|
// XXX MachineBasicBlock *MBB);
|
|
};
|
|
}
|
|
|
|
#endif // LLVM_TARGET_IA64_IA64ISELLOWERING_H
|