mirror of
https://github.com/RPCS3/llvm.git
synced 2025-05-20 20:36:11 +00:00
f1d06b8e0a
This refactors getHostCPUName so that for the architectures that get the host cpu info on linux from /proc/cpuinfo, the /proc/cpuinfo parsing logic is present in the build, even if it wasn't built on a linux system for that architecture. Since the code is present in the build, we can then test that code also on other systems, i.e. we don't need to have buildbots setup for all architectures on linux to be able to test this. Instead, developers will test this as part of the regression test run. As an example, a few unit tests are added to test getHostCPUName for ARM running linux. A unit test is preferred over a lit-based test, since the expectation is that in the future, the functionality here will grow over what can be tested with "llc -mcpu=native". This is a preparation step to enable implementing the range of improvements discussed on PR30516, such as adding AArch64 support, support for big.LITTLE systems, reducing code duplication. Differential Revision: https://reviews.llvm.org/D31236 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@299060 91177308-0d34-0410-b5e6-96231b3b80d8
85 lines
2.5 KiB
C++
85 lines
2.5 KiB
C++
//========- unittests/Support/Host.cpp - Host.cpp tests --------------========//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/Support/Host.h"
|
|
#include "llvm/ADT/SmallVector.h"
|
|
#include "llvm/ADT/Triple.h"
|
|
|
|
#include "gtest/gtest.h"
|
|
|
|
using namespace llvm;
|
|
|
|
class HostTest : public testing::Test {
|
|
Triple Host;
|
|
|
|
protected:
|
|
bool isSupportedArchAndOS() {
|
|
// Initially this is only testing detection of the number of
|
|
// physical cores, which is currently only supported/tested for
|
|
// x86_64 Linux and Darwin.
|
|
return (Host.getArch() == Triple::x86_64 &&
|
|
(Host.isOSDarwin() || Host.getOS() == Triple::Linux));
|
|
}
|
|
|
|
HostTest() : Host(Triple::normalize(sys::getProcessTriple())) {}
|
|
};
|
|
|
|
TEST_F(HostTest, NumPhysicalCores) {
|
|
int Num = sys::getHostNumPhysicalCores();
|
|
|
|
if (isSupportedArchAndOS())
|
|
ASSERT_GT(Num, 0);
|
|
else
|
|
ASSERT_EQ(Num, -1);
|
|
}
|
|
|
|
TEST(getLinuxHostCPUName, ARM) {
|
|
StringRef CortexA9ProcCpuinfo = R"(
|
|
processor : 0
|
|
model name : ARMv7 Processor rev 10 (v7l)
|
|
BogoMIPS : 1393.66
|
|
Features : half thumb fastmult vfp edsp thumbee neon vfpv3 tls vfpd32
|
|
CPU implementer : 0x41
|
|
CPU architecture: 7
|
|
CPU variant : 0x2
|
|
CPU part : 0xc09
|
|
CPU revision : 10
|
|
|
|
processor : 1
|
|
model name : ARMv7 Processor rev 10 (v7l)
|
|
BogoMIPS : 1393.66
|
|
Features : half thumb fastmult vfp edsp thumbee neon vfpv3 tls vfpd32
|
|
CPU implementer : 0x41
|
|
CPU architecture: 7
|
|
CPU variant : 0x2
|
|
CPU part : 0xc09
|
|
CPU revision : 10
|
|
|
|
Hardware : Generic OMAP4 (Flattened Device Tree)
|
|
Revision : 0000
|
|
Serial : 0000000000000000
|
|
)";
|
|
|
|
EXPECT_EQ(sys::LinuxReadCpuInfo::getHostCPUName_arm(CortexA9ProcCpuinfo),
|
|
"cortex-a9");
|
|
EXPECT_EQ(
|
|
sys::LinuxReadCpuInfo::getHostCPUName_arm("CPU implementer : 0x41\n"
|
|
"CPU part : 0xc0f"),
|
|
"cortex-a15");
|
|
// Verify that both CPU implementer and CPU part are checked:
|
|
EXPECT_EQ(
|
|
sys::LinuxReadCpuInfo::getHostCPUName_arm("CPU implementer : 0x40\n"
|
|
"CPU part : 0xc0f"),
|
|
"generic");
|
|
EXPECT_EQ(
|
|
sys::LinuxReadCpuInfo::getHostCPUName_arm("CPU implementer : 0x51\n"
|
|
"CPU part : 0x06f"),
|
|
"krait");
|
|
}
|