RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-01-19 16:35:10 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm/lib/Target/AArch64
History
Jakob Stoklund Olesen f349a6e9e6 Remove the EXCEPTIONADDR, EHSELECTION, and LSDAADDR ISD opcodes. 
These exception-related opcodes are not used any longer.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185625 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-04 13:54:20 +00:00
..
AsmParser
Remove address spaces from MC.
2013-07-02 15:49:13 +00:00
Disassembler
…
InstPrinter
…
MCTargetDesc
Remove address spaces from MC.
2013-07-02 15:49:13 +00:00
TargetInfo
…
Utils
…
AArch64.h
…
AArch64.td
…
AArch64AsmPrinter.cpp
Remove address spaces from MC.
2013-07-02 15:49:13 +00:00
AArch64AsmPrinter.h
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
AArch64BranchFixupPass.cpp
…
AArch64CallingConv.td
…
AArch64FrameLowering.cpp
Use pointers to the MCAsmInfo and MCRegInfo.
2013-06-18 07:20:20 +00:00
AArch64FrameLowering.h
…
AArch64InstrFormats.td
…
AArch64InstrInfo.cpp
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
AArch64InstrInfo.h
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
2013-06-16 20:34:27 +00:00
AArch64InstrInfo.td
AArch64: correct CodeGen of MOVZ/MOVK combinations.
2013-07-01 19:23:10 +00:00
AArch64ISelDAGToDAG.cpp
AArch64: correct CodeGen of MOVZ/MOVK combinations.
2013-07-01 19:23:10 +00:00
AArch64ISelLowering.cpp
Remove the EXCEPTIONADDR, EHSELECTION, and LSDAADDR ISD opcodes.
2013-07-04 13:54:20 +00:00
AArch64ISelLowering.h
The getRegForInlineAsmConstraint function should only accept MVT value types.
2013-06-22 18:37:38 +00:00
AArch64MachineFunctionInfo.cpp
…
AArch64MachineFunctionInfo.h
…
AArch64MCInstLower.cpp
…
AArch64RegisterInfo.cpp
Don't cache the instruction info and register info objects.
2013-06-07 05:00:11 +00:00
AArch64RegisterInfo.h
Don't cache the instruction info and register info objects.
2013-06-07 05:00:11 +00:00
AArch64RegisterInfo.td
Make SubRegIndex size mandatory, following r183020.
2013-05-31 23:45:26 +00:00
AArch64Schedule.td
…
AArch64SelectionDAGInfo.cpp
…
AArch64SelectionDAGInfo.h
…
AArch64Subtarget.cpp
…
AArch64Subtarget.h
…
AArch64TargetMachine.cpp
…
AArch64TargetMachine.h
…
AArch64TargetObjectFile.cpp
…
AArch64TargetObjectFile.h
…
CMakeLists.txt
…
LLVMBuild.txt
…
Makefile
…
README.txt
…

README.txt 

This file will contain changes that need to be made before AArch64 can become an
officially supported target. Currently a placeholder.