RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-07-25 04:35:32 -04:00
Code Issues Packages Projects Releases 10 Wiki Activity
Files
f60859bbf92ac285f0dc13bcd929cfc8febe0ea0
llvm/test/CodeGen
T
History
Matt Arsenault f60859bbf9 GlobalISel: Implement fewerElementsVector for extensions 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@352155 91177308-0d34-0410-b5e6-96231b3b80d8
2019-01-25 02:36:32 +00:00
..
AArch64
[GISel]: Change how CSE is enabled by default for each pass
2019-01-24 23:11:25 +00:00
AMDGPU
GlobalISel: Implement fewerElementsVector for extensions
2019-01-25 02:36:32 +00:00
ARC
…
ARM
[GISel]: Change how CSE is enabled by default for each pass
2019-01-24 23:11:25 +00:00
AVR
[AVR] Insert unconditional branch when inserting MBBs between blocks with fallthrough
2019-01-21 04:32:02 +00:00
BPF
[BPF] Fix .BTF.ext reloc type assigment issue
2019-01-08 16:36:06 +00:00
Generic
[AVR] Remove unneeded XFAILs from the Generic CodeGen tests
2019-01-20 11:16:58 +00:00
Hexagon
[Pipeliner] Add two pragmas to control software pipelining optimization
2019-01-23 03:26:10 +00:00
Inputs
…
Lanai
[Targets] Add errors for tiny and kernel codemodel on targets that don't support them
2018-12-07 12:10:23 +00:00
Mips
[MIPS GlobalISel] Select zero extending and sign extending load
2019-01-24 10:27:21 +00:00
MIR
Revert r351584: "GlobalISel: Verify g_zextload and g_sextload"
2019-01-19 00:36:11 +00:00
MSP430
[MSP430] Emit a separate section for every interrupt vector
2019-01-16 14:03:41 +00:00
NVPTX
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
PowerPC
[PowerPC] Exploit store instructions that store a single vector element
2019-01-24 23:44:28 +00:00
RISCV
[RISCV] Quick fix for PR40333
2019-01-22 12:11:53 +00:00
SPARC
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
SystemZ
[SystemZ] Remember to reset the NoPHIs property on MF in createPHIsForSelects()
2019-01-24 07:54:41 +00:00
Thumb
[ARM] Combine ands+lsls to lsls+lsrs for Thumb1.
2019-01-22 01:51:37 +00:00
Thumb2
Revert r351938 "[ARM] Alter the register allocation order for minsize on Thumb2"
2019-01-23 21:10:48 +00:00
WebAssembly
[WebAssembly] Add languages from debug info to producers section
2019-01-18 02:47:48 +00:00
WinCFGuard
[COFF] Emit @feat.00 on 64-bit and set the CFG bit when emitting guardcf tables
2018-09-19 09:58:30 +00:00
WinEH
[EH] Rename llvm.x86.seh.recoverfp intrinsic to llvm.eh.recoverfp
2019-01-16 00:37:13 +00:00
X86
[GISel]: Change how CSE is enabled by default for each pass
2019-01-24 23:11:25 +00:00
XCore
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00