mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-28 07:05:03 +00:00
fe532ad6d6
This is a resubmit of r182877, which was reverted because it broken MCJIT tests on ARM. The patch leaves MCJIT on ARM as it was before: only enabled for iOS. I've CC'ed people from the original review and revert. FastISel was only enabled for iOS ARM and Thumb2, this patch enables it for ARM (not Thumb2) on Linux and NaCl, but not MCJIT. Thumb2 support needs a bit more work, mainly around register class restrictions. The patch punts to SelectionDAG when doing TLS relocation on non-Darwin targets. I will fix this and other FastISel-to-SelectionDAG failures in a separate patch. The patch also forces FastISel to retain frame pointers: iOS always keeps them for backtracking (so emitted code won't change because of this), but Linux was getting much worse code that was incorrect when using big frames (such as test-suite's lencod). I'll also fix this in a later patch, it will probably require a peephole so that FastISel doesn't rematerialize frame pointers back-to-back. The test changes are straightforward, similar to: http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20130513/174279.html They also add a vararg test that got dropped in that change. I ran all of lnt test-suite on A15 hardware with --optimize-option=-O0 and all the tests pass. All the tests also pass on x86 make check-all. I also re-ran the check-all tests that failed on ARM, and they all seem to pass. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183966 91177308-0d34-0410-b5e6-96231b3b80d8
108 lines
3.7 KiB
C++
108 lines
3.7 KiB
C++
//===-- TargetSelect.cpp - Target Chooser Code ----------------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This just asks the TargetRegistry for the appropriate target to use, and
|
|
// allows the user to specify a specific one on the commandline with -march=x,
|
|
// -mcpu=y, and -mattr=a,-b,+c. Clients should initialize targets prior to
|
|
// calling selectTarget().
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/ExecutionEngine/ExecutionEngine.h"
|
|
#include "llvm/ADT/Triple.h"
|
|
#include "llvm/IR/Module.h"
|
|
#include "llvm/MC/SubtargetFeature.h"
|
|
#include "llvm/Support/CommandLine.h"
|
|
#include "llvm/Support/Host.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
using namespace llvm;
|
|
|
|
TargetMachine *EngineBuilder::selectTarget() {
|
|
Triple TT;
|
|
|
|
// MCJIT can generate code for remote targets, but the old JIT and Interpreter
|
|
// must use the host architecture.
|
|
if (UseMCJIT && WhichEngine != EngineKind::Interpreter && M)
|
|
TT.setTriple(M->getTargetTriple());
|
|
|
|
return selectTarget(TT, MArch, MCPU, MAttrs);
|
|
}
|
|
|
|
/// selectTarget - Pick a target either via -march or by guessing the native
|
|
/// arch. Add any CPU features specified via -mcpu or -mattr.
|
|
TargetMachine *EngineBuilder::selectTarget(const Triple &TargetTriple,
|
|
StringRef MArch,
|
|
StringRef MCPU,
|
|
const SmallVectorImpl<std::string>& MAttrs) {
|
|
Triple TheTriple(TargetTriple);
|
|
if (TheTriple.getTriple().empty())
|
|
TheTriple.setTriple(sys::getProcessTriple());
|
|
|
|
// Adjust the triple to match what the user requested.
|
|
const Target *TheTarget = 0;
|
|
if (!MArch.empty()) {
|
|
for (TargetRegistry::iterator it = TargetRegistry::begin(),
|
|
ie = TargetRegistry::end(); it != ie; ++it) {
|
|
if (MArch == it->getName()) {
|
|
TheTarget = &*it;
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (!TheTarget) {
|
|
if (ErrorStr)
|
|
*ErrorStr = "No available targets are compatible with this -march, "
|
|
"see -version for the available targets.\n";
|
|
return 0;
|
|
}
|
|
|
|
// Adjust the triple to match (if known), otherwise stick with the
|
|
// requested/host triple.
|
|
Triple::ArchType Type = Triple::getArchTypeForLLVMName(MArch);
|
|
if (Type != Triple::UnknownArch)
|
|
TheTriple.setArch(Type);
|
|
} else {
|
|
std::string Error;
|
|
TheTarget = TargetRegistry::lookupTarget(TheTriple.getTriple(), Error);
|
|
if (TheTarget == 0) {
|
|
if (ErrorStr)
|
|
*ErrorStr = Error;
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
// Package up features to be passed to target/subtarget
|
|
std::string FeaturesStr;
|
|
if (!MAttrs.empty()) {
|
|
SubtargetFeatures Features;
|
|
for (unsigned i = 0; i != MAttrs.size(); ++i)
|
|
Features.AddFeature(MAttrs[i]);
|
|
FeaturesStr = Features.getString();
|
|
}
|
|
|
|
// FIXME: non-iOS ARM FastISel is broken with MCJIT.
|
|
if (UseMCJIT &&
|
|
TheTriple.getArch() == Triple::arm &&
|
|
TheTriple.getOS() != Triple::IOS &&
|
|
OptLevel == CodeGenOpt::None) {
|
|
OptLevel = CodeGenOpt::Less;
|
|
}
|
|
|
|
// Allocate a target...
|
|
TargetMachine *Target = TheTarget->createTargetMachine(TheTriple.getTriple(),
|
|
MCPU, FeaturesStr,
|
|
Options,
|
|
RelocModel, CMModel,
|
|
OptLevel);
|
|
assert(Target && "Could not allocate target machine!");
|
|
return Target;
|
|
}
|