mirror of
https://github.com/RPCS3/llvm.git
synced 2026-08-27 11:01:30 -04:00
Heejin Ahn
971993b371
Summary: D42479 (rL329525) enabled SDIV combine for pow2 non-splat vector dividers. But when there is a 1 in a vector, the instruction sequence to be generated involves shifting a value by the number of its bit widths, which is undefined (https://github.com/llvm-mirror/llvm/blob/c64f4dbfe31e509f9c1092b951e524b056245af8/lib/CodeGen/SelectionDAG/DAGCombiner.cpp#L6000-L6006). Especially, in architectures that do not support vector instructions, each of element in a vector will be computed separately using scalar operations, and then the resulting value will be undef for '1' values in a vector. (All 1's vector is fine; only vectors mixed with 1 and others will be affected.) Reviewers: RKSimon, jgravelle-google Subscribers: jfb, dschuff, sbc100, jgravelle-google, llvm-commits Differential Revision: https://reviews.llvm.org/D46161 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@331092 91177308-0d34-0410-b5e6-96231b3b80d8
23 lines
717 B
LLVM
23 lines
717 B
LLVM
; RUN: llc < %s -asm-verbose=false -fast-isel=false -disable-wasm-fallthrough-return-opt | FileCheck %s
|
|
|
|
target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
|
|
target triple = "wasm32-unknown-unknown-elf"
|
|
|
|
; Because there is a 1 in the vector, sdiv should not be reduced to shifts.
|
|
|
|
; CHECK-LABEL: vector_sdiv:
|
|
; CHECK-DAG: i32.store
|
|
; CHECK-DAG: i32.div_s
|
|
; CHECK-DAG: i32.store
|
|
; CHECK-DAG: i32.div_s
|
|
; CHECK-DAG: i32.store
|
|
; CHECK-DAG: i32.div_s
|
|
; CHECK-DAG: i32.store
|
|
define void @vector_sdiv(<4 x i32>* %x, <4 x i32>* readonly %y) {
|
|
entry:
|
|
%0 = load <4 x i32>, <4 x i32>* %y, align 16
|
|
%div = sdiv <4 x i32> %0, <i32 1, i32 4, i32 2, i32 8>
|
|
store <4 x i32> %div, <4 x i32>* %x, align 16
|
|
ret void
|
|
}
|