mirror of
https://github.com/RPCS3/llvm.git
synced 2025-04-06 07:11:42 +00:00
ffc0e73046
CPU, and feature string. Parsing some asm directives can change subtarget state (e.g. .code 16) and it must be reflected in other modules (e.g. MCCodeEmitter). That is, the MCSubtargetInfo instance must be shared. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134795 91177308-0d34-0410-b5e6-96231b3b80d8
44 lines
1.4 KiB
C++
44 lines
1.4 KiB
C++
//===- XCoreSubtarget.cpp - XCore Subtarget Information -----------*- C++ -*-=//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the XCore specific subclass of TargetSubtargetInfo.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "XCoreSubtarget.h"
|
|
#include "XCore.h"
|
|
#include "llvm/Target/TargetRegistry.h"
|
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
#define GET_SUBTARGETINFO_MC_DESC
|
|
#define GET_SUBTARGETINFO_TARGET_DESC
|
|
#define GET_SUBTARGETINFO_CTOR
|
|
#include "XCoreGenSubtargetInfo.inc"
|
|
|
|
using namespace llvm;
|
|
|
|
XCoreSubtarget::XCoreSubtarget(const std::string &TT,
|
|
const std::string &CPU, const std::string &FS)
|
|
: XCoreGenSubtargetInfo(TT, CPU, FS)
|
|
{
|
|
}
|
|
|
|
|
|
MCSubtargetInfo *createXCoreMCSubtargetInfo(StringRef TT, StringRef CPU,
|
|
StringRef FS) {
|
|
MCSubtargetInfo *X = new MCSubtargetInfo();
|
|
InitXCoreMCSubtargetInfo(X, CPU, FS);
|
|
return X;
|
|
}
|
|
|
|
extern "C" void LLVMInitializeXCoreMCSubtargetInfo() {
|
|
TargetRegistry::RegisterMCSubtargetInfo(TheXCoreTarget,
|
|
createXCoreMCSubtargetInfo);
|
|
}
|