mirror of
https://github.com/RPCSX/llvm.git
synced 2026-01-31 01:05:23 +01:00
b1879fb1fb
Add the minimal support necessary to select a function that returns the sum of two i32 values. This includes some support for argument/return lowering of i32 values through registers, as well as the handling of copy and add instructions throughout the GlobalISel pipeline. Differential Revision: https://reviews.llvm.org/D26677 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@289940 91177308-0d34-0410-b5e6-96231b3b80d8
40 lines
1.2 KiB
C++
40 lines
1.2 KiB
C++
//===- ARMInstructionSelector ------------------------------------*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
/// \file
|
|
/// This file declares the targeting of the InstructionSelector class for ARM.
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_ARM_ARMINSTRUCTIONSELECTOR_H
|
|
#define LLVM_LIB_TARGET_ARM_ARMINSTRUCTIONSELECTOR_H
|
|
|
|
#include "llvm/CodeGen/GlobalISel/InstructionSelector.h"
|
|
|
|
namespace llvm {
|
|
class ARMBaseInstrInfo;
|
|
class ARMBaseRegisterInfo;
|
|
class ARMBaseTargetMachine;
|
|
class ARMRegisterBankInfo;
|
|
class ARMSubtarget;
|
|
|
|
class ARMInstructionSelector : public InstructionSelector {
|
|
public:
|
|
ARMInstructionSelector(const ARMSubtarget &STI,
|
|
const ARMRegisterBankInfo &RBI);
|
|
|
|
virtual bool select(MachineInstr &I) const override;
|
|
|
|
private:
|
|
const ARMBaseInstrInfo &TII;
|
|
const ARMBaseRegisterInfo &TRI;
|
|
const ARMRegisterBankInfo &RBI;
|
|
};
|
|
|
|
} // End llvm namespace.
|
|
#endif
|