mirror of
https://github.com/RPCSX/xed.git
synced 2026-01-31 01:05:17 +01:00
60 lines
1.9 KiB
Plaintext
60 lines
1.9 KiB
Plaintext
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2016 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
#
|
|
#
|
|
#
|
|
# ***** GENERATED FILE -- DO NOT EDIT! *****
|
|
# ***** GENERATED FILE -- DO NOT EDIT! *****
|
|
# ***** GENERATED FILE -- DO NOT EDIT! *****
|
|
#
|
|
#
|
|
#
|
|
EVEX_INSTRUCTIONS()::
|
|
# EMITTING VP4DPWSSD (VP4DPWSSD-512-1)
|
|
{
|
|
ICLASS: VP4DPWSSD
|
|
CPL: 3
|
|
CATEGORY: AVX512_4VNNIW
|
|
EXTENSION: AVX512EVEX
|
|
ISA_SET: AVX512_4VNNIW_512
|
|
EXCEPTIONS: AVX512-E4
|
|
REAL_OPCODE: Y
|
|
ATTRIBUTES: MEMORY_FAULT_SUPPRESSION MULTISOURCE4 DISP8_TUPLE1_4X MASKOP_EVEX
|
|
PATTERN: EVV 0x52 VF2 V0F38 MOD[mm] MOD!=3 REG[rrr] RM[nnn] BCRC=0 MODRM() VL512 W0 ESIZE_32_BITS() NELEM_TUPLE1_4X()
|
|
OPERANDS: REG0=ZMM_R3():rw:zi32 REG1=MASK1():r:mskw:TXT=ZEROSTR REG2=ZMM_N3():r:zi16:MULTISOURCE4 MEM0:r:dq:u32
|
|
IFORM: VP4DPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512
|
|
}
|
|
|
|
|
|
# EMITTING VP4DPWSSDS (VP4DPWSSDS-512-1)
|
|
{
|
|
ICLASS: VP4DPWSSDS
|
|
CPL: 3
|
|
CATEGORY: AVX512_4VNNIW
|
|
EXTENSION: AVX512EVEX
|
|
ISA_SET: AVX512_4VNNIW_512
|
|
EXCEPTIONS: AVX512-E4
|
|
REAL_OPCODE: Y
|
|
ATTRIBUTES: MEMORY_FAULT_SUPPRESSION MULTISOURCE4 DISP8_TUPLE1_4X MASKOP_EVEX
|
|
PATTERN: EVV 0x53 VF2 V0F38 MOD[mm] MOD!=3 REG[rrr] RM[nnn] BCRC=0 MODRM() VL512 W0 ESIZE_32_BITS() NELEM_TUPLE1_4X()
|
|
OPERANDS: REG0=ZMM_R3():rw:zi32 REG1=MASK1():r:mskw:TXT=ZEROSTR REG2=ZMM_N3():r:zi16:MULTISOURCE4 MEM0:r:dq:u32
|
|
IFORM: VP4DPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512
|
|
}
|
|
|
|
|