2016-07-11 18:45:49 +00:00
|
|
|
//===-- RegUsageInfoCollector.cpp - Register Usage Information Collector --===//
|
2016-06-10 16:19:46 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
///
|
|
|
|
/// This pass is required to take advantage of the interprocedural register
|
|
|
|
/// allocation infrastructure.
|
|
|
|
///
|
|
|
|
/// This pass is simple MachineFunction pass which collects register usage
|
|
|
|
/// details by iterating through each physical registers and checking
|
|
|
|
/// MRI::isPhysRegUsed() then creates a RegMask based on this details.
|
|
|
|
/// The pass then stores this RegMask in PhysicalRegisterUsageInfo.cpp
|
|
|
|
///
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2016-07-13 23:39:34 +00:00
|
|
|
#include "llvm/ADT/Statistic.h"
|
2016-06-10 16:19:46 +00:00
|
|
|
#include "llvm/CodeGen/MachineBasicBlock.h"
|
|
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
|
|
|
#include "llvm/CodeGen/MachineOperand.h"
|
|
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
|
|
#include "llvm/CodeGen/Passes.h"
|
|
|
|
#include "llvm/CodeGen/RegisterUsageInfo.h"
|
|
|
|
#include "llvm/Support/Debug.h"
|
|
|
|
#include "llvm/Support/raw_ostream.h"
|
2016-07-13 23:39:34 +00:00
|
|
|
#include "llvm/Target/TargetFrameLowering.h"
|
2016-06-10 16:19:46 +00:00
|
|
|
|
|
|
|
using namespace llvm;
|
|
|
|
|
|
|
|
#define DEBUG_TYPE "ip-regalloc"
|
|
|
|
|
2016-07-13 23:39:34 +00:00
|
|
|
STATISTIC(NumCSROpt,
|
|
|
|
"Number of functions optimized for callee saved registers");
|
|
|
|
|
2016-06-10 16:19:46 +00:00
|
|
|
namespace llvm {
|
|
|
|
void initializeRegUsageInfoCollectorPass(PassRegistry &);
|
|
|
|
}
|
|
|
|
|
|
|
|
namespace {
|
|
|
|
class RegUsageInfoCollector : public MachineFunctionPass {
|
|
|
|
public:
|
|
|
|
RegUsageInfoCollector() : MachineFunctionPass(ID) {
|
|
|
|
PassRegistry &Registry = *PassRegistry::getPassRegistry();
|
|
|
|
initializeRegUsageInfoCollectorPass(Registry);
|
|
|
|
}
|
|
|
|
|
|
|
|
const char *getPassName() const override {
|
|
|
|
return "Register Usage Information Collector Pass";
|
|
|
|
}
|
|
|
|
|
|
|
|
void getAnalysisUsage(AnalysisUsage &AU) const override;
|
|
|
|
|
|
|
|
bool runOnMachineFunction(MachineFunction &MF) override;
|
|
|
|
|
|
|
|
static char ID;
|
|
|
|
};
|
|
|
|
} // end of anonymous namespace
|
|
|
|
|
|
|
|
char RegUsageInfoCollector::ID = 0;
|
|
|
|
|
|
|
|
INITIALIZE_PASS_BEGIN(RegUsageInfoCollector, "RegUsageInfoCollector",
|
|
|
|
"Register Usage Information Collector", false, false)
|
|
|
|
INITIALIZE_PASS_DEPENDENCY(PhysicalRegisterUsageInfo)
|
|
|
|
INITIALIZE_PASS_END(RegUsageInfoCollector, "RegUsageInfoCollector",
|
|
|
|
"Register Usage Information Collector", false, false)
|
|
|
|
|
|
|
|
FunctionPass *llvm::createRegUsageInfoCollector() {
|
|
|
|
return new RegUsageInfoCollector();
|
|
|
|
}
|
|
|
|
|
|
|
|
void RegUsageInfoCollector::getAnalysisUsage(AnalysisUsage &AU) const {
|
|
|
|
AU.addRequired<PhysicalRegisterUsageInfo>();
|
|
|
|
AU.setPreservesAll();
|
|
|
|
MachineFunctionPass::getAnalysisUsage(AU);
|
|
|
|
}
|
|
|
|
|
|
|
|
bool RegUsageInfoCollector::runOnMachineFunction(MachineFunction &MF) {
|
|
|
|
MachineRegisterInfo *MRI = &MF.getRegInfo();
|
2016-06-12 13:32:23 +00:00
|
|
|
const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();
|
2016-06-10 16:19:46 +00:00
|
|
|
const TargetMachine &TM = MF.getTarget();
|
|
|
|
|
|
|
|
DEBUG(dbgs() << " -------------------- " << getPassName()
|
|
|
|
<< " -------------------- \n");
|
|
|
|
DEBUG(dbgs() << "Function Name : " << MF.getName() << "\n");
|
|
|
|
|
|
|
|
std::vector<uint32_t> RegMask;
|
|
|
|
|
|
|
|
// Compute the size of the bit vector to represent all the registers.
|
|
|
|
// The bit vector is broken into 32-bit chunks, thus takes the ceil of
|
|
|
|
// the number of registers divided by 32 for the size.
|
2016-06-15 21:14:02 +00:00
|
|
|
unsigned RegMaskSize = (TRI->getNumRegs() + 31) / 32;
|
|
|
|
RegMask.resize(RegMaskSize, 0xFFFFFFFF);
|
2016-06-10 16:19:46 +00:00
|
|
|
|
2016-07-13 23:39:34 +00:00
|
|
|
const Function *F = MF.getFunction();
|
|
|
|
|
2016-06-10 16:19:46 +00:00
|
|
|
PhysicalRegisterUsageInfo *PRUI = &getAnalysis<PhysicalRegisterUsageInfo>();
|
|
|
|
|
|
|
|
PRUI->setTargetMachine(&TM);
|
|
|
|
|
|
|
|
DEBUG(dbgs() << "Clobbered Registers: ");
|
2016-07-11 18:45:49 +00:00
|
|
|
|
2016-06-15 21:14:02 +00:00
|
|
|
for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg)
|
2016-07-11 18:45:49 +00:00
|
|
|
if (MRI->isPhysRegModified(PReg, true))
|
2016-07-21 03:50:39 +00:00
|
|
|
RegMask[PReg / 32] &= ~(1u << PReg % 32);
|
2016-06-10 16:19:46 +00:00
|
|
|
|
2016-07-13 23:39:34 +00:00
|
|
|
if (!TargetFrameLowering::isSafeForNoCSROpt(F)) {
|
|
|
|
const uint32_t *CallPreservedMask =
|
|
|
|
TRI->getCallPreservedMask(MF, F->getCallingConv());
|
|
|
|
// Set callee saved register as preserved.
|
|
|
|
for (unsigned i = 0; i < RegMaskSize; ++i)
|
|
|
|
RegMask[i] = RegMask[i] | CallPreservedMask[i];
|
|
|
|
} else {
|
|
|
|
++NumCSROpt;
|
|
|
|
DEBUG(dbgs() << MF.getName()
|
|
|
|
<< " function optimized for not having CSR.\n");
|
|
|
|
}
|
2016-06-15 21:14:02 +00:00
|
|
|
|
|
|
|
for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg)
|
2016-06-10 16:19:46 +00:00
|
|
|
if (MachineOperand::clobbersPhysReg(&(RegMask[0]), PReg))
|
|
|
|
DEBUG(dbgs() << TRI->getName(PReg) << " ");
|
|
|
|
|
|
|
|
DEBUG(dbgs() << " \n----------------------------------------\n");
|
|
|
|
|
2016-07-13 23:39:34 +00:00
|
|
|
PRUI->storeUpdateRegUsageInfo(F, std::move(RegMask));
|
2016-06-10 16:19:46 +00:00
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|