2013-12-14 06:52:56 +00:00
|
|
|
//===--- LivePhysRegs.cpp - Live Physical Register Set --------------------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file implements the LivePhysRegs utility for tracking liveness of
|
|
|
|
// physical registers across machine instructions in forward or backward order.
|
|
|
|
// A more detailed description can be found in the corresponding header file.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#include "llvm/CodeGen/LivePhysRegs.h"
|
2015-07-01 17:17:17 +00:00
|
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
|
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
2013-12-14 06:52:56 +00:00
|
|
|
#include "llvm/CodeGen/MachineInstrBundle.h"
|
2016-07-06 21:31:27 +00:00
|
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
2013-12-14 06:52:56 +00:00
|
|
|
#include "llvm/Support/Debug.h"
|
2015-03-23 18:23:08 +00:00
|
|
|
#include "llvm/Support/raw_ostream.h"
|
2013-12-14 06:52:56 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
|
|
|
|
|
|
|
/// \brief Remove all registers from the set that get clobbered by the register
|
|
|
|
/// mask.
|
2015-05-05 20:14:22 +00:00
|
|
|
/// The clobbers set will be the list of live registers clobbered
|
|
|
|
/// by the regmask.
|
|
|
|
void LivePhysRegs::removeRegsInMask(const MachineOperand &MO,
|
|
|
|
SmallVectorImpl<std::pair<unsigned, const MachineOperand*>> *Clobbers) {
|
2013-12-14 06:52:56 +00:00
|
|
|
SparseSet<unsigned>::iterator LRI = LiveRegs.begin();
|
|
|
|
while (LRI != LiveRegs.end()) {
|
2015-05-05 20:14:22 +00:00
|
|
|
if (MO.clobbersPhysReg(*LRI)) {
|
|
|
|
if (Clobbers)
|
|
|
|
Clobbers->push_back(std::make_pair(*LRI, &MO));
|
2013-12-14 06:52:56 +00:00
|
|
|
LRI = LiveRegs.erase(LRI);
|
2015-05-05 20:14:22 +00:00
|
|
|
} else
|
2013-12-14 06:52:56 +00:00
|
|
|
++LRI;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Simulates liveness when stepping backwards over an instruction(bundle):
|
|
|
|
/// Remove Defs, add uses. This is the recommended way of calculating liveness.
|
|
|
|
void LivePhysRegs::stepBackward(const MachineInstr &MI) {
|
|
|
|
// Remove defined registers and regmask kills from the set.
|
2016-02-27 17:05:33 +00:00
|
|
|
for (ConstMIBundleOperands O(MI); O.isValid(); ++O) {
|
2013-12-14 06:52:56 +00:00
|
|
|
if (O->isReg()) {
|
|
|
|
if (!O->isDef())
|
|
|
|
continue;
|
|
|
|
unsigned Reg = O->getReg();
|
2016-10-07 14:50:49 +00:00
|
|
|
if (!TargetRegisterInfo::isPhysicalRegister(Reg))
|
2013-12-14 06:52:56 +00:00
|
|
|
continue;
|
|
|
|
removeReg(Reg);
|
|
|
|
} else if (O->isRegMask())
|
2015-05-05 20:14:22 +00:00
|
|
|
removeRegsInMask(*O, nullptr);
|
2013-12-14 06:52:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Add uses to the set.
|
2016-02-27 17:05:33 +00:00
|
|
|
for (ConstMIBundleOperands O(MI); O.isValid(); ++O) {
|
2016-04-06 02:46:04 +00:00
|
|
|
if (!O->isReg() || !O->readsReg())
|
2013-12-14 06:52:56 +00:00
|
|
|
continue;
|
|
|
|
unsigned Reg = O->getReg();
|
2016-10-07 14:50:49 +00:00
|
|
|
if (!TargetRegisterInfo::isPhysicalRegister(Reg))
|
2013-12-14 06:52:56 +00:00
|
|
|
continue;
|
|
|
|
addReg(Reg);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Simulates liveness when stepping forward over an instruction(bundle): Remove
|
|
|
|
/// killed-uses, add defs. This is the not recommended way, because it depends
|
2015-09-04 12:34:55 +00:00
|
|
|
/// on accurate kill flags. If possible use stepBackward() instead of this
|
2013-12-14 06:52:56 +00:00
|
|
|
/// function.
|
2015-05-05 20:14:22 +00:00
|
|
|
void LivePhysRegs::stepForward(const MachineInstr &MI,
|
|
|
|
SmallVectorImpl<std::pair<unsigned, const MachineOperand*>> &Clobbers) {
|
2013-12-14 06:52:56 +00:00
|
|
|
// Remove killed registers from the set.
|
2016-02-27 17:05:33 +00:00
|
|
|
for (ConstMIBundleOperands O(MI); O.isValid(); ++O) {
|
2013-12-14 06:52:56 +00:00
|
|
|
if (O->isReg()) {
|
|
|
|
unsigned Reg = O->getReg();
|
2016-10-07 14:50:49 +00:00
|
|
|
if (!TargetRegisterInfo::isPhysicalRegister(Reg))
|
2013-12-14 06:52:56 +00:00
|
|
|
continue;
|
|
|
|
if (O->isDef()) {
|
2015-05-06 22:51:04 +00:00
|
|
|
// Note, dead defs are still recorded. The caller should decide how to
|
|
|
|
// handle them.
|
|
|
|
Clobbers.push_back(std::make_pair(Reg, &*O));
|
2013-12-14 06:52:56 +00:00
|
|
|
} else {
|
|
|
|
if (!O->isKill())
|
|
|
|
continue;
|
|
|
|
assert(O->isUse());
|
|
|
|
removeReg(Reg);
|
|
|
|
}
|
|
|
|
} else if (O->isRegMask())
|
2015-05-05 20:14:22 +00:00
|
|
|
removeRegsInMask(*O, &Clobbers);
|
2013-12-14 06:52:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Add defs to the set.
|
2015-05-06 22:51:04 +00:00
|
|
|
for (auto Reg : Clobbers) {
|
|
|
|
// Skip dead defs. They shouldn't be added to the set.
|
|
|
|
if (Reg.second->isReg() && Reg.second->isDead())
|
|
|
|
continue;
|
2015-05-05 20:14:22 +00:00
|
|
|
addReg(Reg.first);
|
2015-05-06 22:51:04 +00:00
|
|
|
}
|
2013-12-14 06:52:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// Prin the currently live registers to OS.
|
|
|
|
void LivePhysRegs::print(raw_ostream &OS) const {
|
|
|
|
OS << "Live Registers:";
|
|
|
|
if (!TRI) {
|
|
|
|
OS << " (uninitialized)\n";
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (empty()) {
|
|
|
|
OS << " (empty)\n";
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
for (const_iterator I = begin(), E = end(); I != E; ++I)
|
|
|
|
OS << " " << PrintReg(*I, TRI);
|
|
|
|
OS << "\n";
|
|
|
|
}
|
|
|
|
|
|
|
|
#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)
|
2017-01-28 02:02:38 +00:00
|
|
|
LLVM_DUMP_METHOD void LivePhysRegs::dump() const {
|
2013-12-14 06:52:56 +00:00
|
|
|
dbgs() << " " << *this;
|
|
|
|
}
|
2017-01-28 02:02:38 +00:00
|
|
|
#endif
|
2015-07-01 17:17:17 +00:00
|
|
|
|
2016-07-06 21:31:27 +00:00
|
|
|
bool LivePhysRegs::available(const MachineRegisterInfo &MRI,
|
|
|
|
unsigned Reg) const {
|
|
|
|
if (LiveRegs.count(Reg))
|
|
|
|
return false;
|
|
|
|
if (MRI.isReserved(Reg))
|
|
|
|
return false;
|
|
|
|
for (MCRegAliasIterator R(Reg, TRI, false); R.isValid(); ++R) {
|
|
|
|
if (LiveRegs.count(*R))
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2015-07-01 17:17:17 +00:00
|
|
|
/// Add live-in registers of basic block \p MBB to \p LiveRegs.
|
2016-10-12 22:53:41 +00:00
|
|
|
void LivePhysRegs::addBlockLiveIns(const MachineBasicBlock &MBB) {
|
|
|
|
for (const auto &LI : MBB.liveins()) {
|
2016-10-28 20:06:37 +00:00
|
|
|
MCSubRegIndexIterator S(LI.PhysReg, TRI);
|
2016-12-16 19:11:56 +00:00
|
|
|
if (LI.LaneMask.all() || (LI.LaneMask.any() && !S.isValid())) {
|
2016-10-12 22:53:41 +00:00
|
|
|
addReg(LI.PhysReg);
|
|
|
|
continue;
|
|
|
|
}
|
2016-12-15 14:36:06 +00:00
|
|
|
for (; S.isValid(); ++S) {
|
|
|
|
unsigned SI = S.getSubRegIndex();
|
2016-12-16 19:11:56 +00:00
|
|
|
if ((LI.LaneMask & TRI->getSubRegIndexLaneMask(SI)).any())
|
2016-10-12 22:53:41 +00:00
|
|
|
addReg(S.getSubReg());
|
2016-12-15 14:36:06 +00:00
|
|
|
}
|
2016-10-12 22:53:41 +00:00
|
|
|
}
|
2015-07-01 17:17:17 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// Add pristine registers to the given \p LiveRegs. This function removes
|
|
|
|
/// actually saved callee save registers when \p InPrologueEpilogue is false.
|
|
|
|
static void addPristines(LivePhysRegs &LiveRegs, const MachineFunction &MF,
|
2016-05-03 00:08:46 +00:00
|
|
|
const MachineFrameInfo &MFI,
|
2015-07-01 17:17:17 +00:00
|
|
|
const TargetRegisterInfo &TRI) {
|
|
|
|
for (const MCPhysReg *CSR = TRI.getCalleeSavedRegs(&MF); CSR && *CSR; ++CSR)
|
|
|
|
LiveRegs.addReg(*CSR);
|
|
|
|
for (const CalleeSavedInfo &Info : MFI.getCalleeSavedInfo())
|
|
|
|
LiveRegs.removeReg(Info.getReg());
|
|
|
|
}
|
|
|
|
|
2016-05-03 00:24:32 +00:00
|
|
|
void LivePhysRegs::addLiveOutsNoPristines(const MachineBasicBlock &MBB) {
|
2016-05-03 00:08:46 +00:00
|
|
|
// To get the live-outs we simply merge the live-ins of all successors.
|
2016-05-03 00:24:32 +00:00
|
|
|
for (const MachineBasicBlock *Succ : MBB.successors())
|
2016-10-12 22:53:41 +00:00
|
|
|
addBlockLiveIns(*Succ);
|
2016-05-03 00:08:46 +00:00
|
|
|
}
|
|
|
|
|
2016-05-03 00:24:32 +00:00
|
|
|
void LivePhysRegs::addLiveOuts(const MachineBasicBlock &MBB) {
|
|
|
|
const MachineFunction &MF = *MBB.getParent();
|
2016-07-28 18:40:00 +00:00
|
|
|
const MachineFrameInfo &MFI = MF.getFrameInfo();
|
2016-05-03 00:08:46 +00:00
|
|
|
if (MFI.isCalleeSavedInfoValid()) {
|
2016-05-03 00:24:32 +00:00
|
|
|
if (MBB.isReturnBlock()) {
|
2015-09-25 23:50:53 +00:00
|
|
|
// The return block has no successors whose live-ins we could merge
|
|
|
|
// below. So instead we add the callee saved registers manually.
|
|
|
|
for (const MCPhysReg *I = TRI->getCalleeSavedRegs(&MF); *I; ++I)
|
|
|
|
addReg(*I);
|
2016-07-09 01:31:36 +00:00
|
|
|
} else {
|
|
|
|
addPristines(*this, MF, MFI, *TRI);
|
2015-09-25 23:50:53 +00:00
|
|
|
}
|
2015-07-01 17:17:17 +00:00
|
|
|
}
|
2015-09-25 23:50:53 +00:00
|
|
|
|
2016-05-03 00:08:46 +00:00
|
|
|
addLiveOutsNoPristines(MBB);
|
2015-07-01 17:17:17 +00:00
|
|
|
}
|
|
|
|
|
2016-05-03 00:24:32 +00:00
|
|
|
void LivePhysRegs::addLiveIns(const MachineBasicBlock &MBB) {
|
|
|
|
const MachineFunction &MF = *MBB.getParent();
|
2016-07-28 18:40:00 +00:00
|
|
|
const MachineFrameInfo &MFI = MF.getFrameInfo();
|
2016-05-03 00:08:46 +00:00
|
|
|
if (MFI.isCalleeSavedInfoValid())
|
|
|
|
addPristines(*this, MF, MFI, *TRI);
|
2016-10-12 22:53:41 +00:00
|
|
|
addBlockLiveIns(MBB);
|
2015-07-01 17:17:17 +00:00
|
|
|
}
|
2016-12-16 23:55:37 +00:00
|
|
|
|
|
|
|
void llvm::computeLiveIns(LivePhysRegs &LiveRegs, const TargetRegisterInfo &TRI,
|
|
|
|
MachineBasicBlock &MBB) {
|
|
|
|
assert(MBB.livein_empty());
|
|
|
|
LiveRegs.init(TRI);
|
|
|
|
LiveRegs.addLiveOutsNoPristines(MBB);
|
|
|
|
for (MachineInstr &MI : make_range(MBB.rbegin(), MBB.rend()))
|
|
|
|
LiveRegs.stepBackward(MI);
|
|
|
|
|
|
|
|
for (unsigned Reg : LiveRegs) {
|
|
|
|
// Skip the register if we are about to add one of its super registers.
|
|
|
|
bool ContainsSuperReg = false;
|
|
|
|
for (MCSuperRegIterator SReg(Reg, &TRI); SReg.isValid(); ++SReg) {
|
|
|
|
if (LiveRegs.contains(*SReg)) {
|
|
|
|
ContainsSuperReg = true;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (ContainsSuperReg)
|
|
|
|
continue;
|
|
|
|
MBB.addLiveIn(Reg);
|
|
|
|
}
|
|
|
|
}
|