RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-28 22:20:37 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Better processor definition

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43749 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bruno Cardoso Lopes 2007-11-06 03:15:20 +00:00
parent efcc3f5c5e
commit 000604afd4
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/Mips/Mips.td
View File

@ -33,6 +33,7 @@ def MipsInstrInfo : InstrInfo {
// CPU Directives //
//===----------------------------------------------------------------------===//
// Not currently supported, but work as SubtargetFeature placeholder.
def FeatureMipsIII : SubtargetFeature<"mips3", "IsMipsIII", "true",
"MipsIII ISA Support">;
@ -40,8 +41,9 @@ def FeatureMipsIII : SubtargetFeature<"mips3", "IsMipsIII", "true",
// Mips processors supported.
//===----------------------------------------------------------------------===//
def : Processor<"generic", MipsGenericItineraries, []>;
//def : Processor<"r4000", MipsR4000Itineraries, [FeatureMipsIII]>;
def : Processor<"mips1", MipsGenericItineraries, []>;
def : Processor<"r2000", MipsGenericItineraries, []>;
def : Processor<"r3000", MipsGenericItineraries, []>;
def Mips : Target {
let InstructionSet = MipsInstrInfo;

2
lib/Target/Mips/MipsSubtarget.cpp
View File

@ -20,7 +20,7 @@ MipsSubtarget::MipsSubtarget(const TargetMachine &TM, const Module &M,
const std::string &FS) :
IsMipsIII(false)
{
std::string CPU = "generic";
std::string CPU = "mips1";
// Parse features string.
ParseSubtargetFeatures(FS, CPU);