mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-30 23:20:54 +00:00
Rename the encoder method for t_cbtarget to match.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121399 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
cf6220a9de
commit
027d6e8d1c
@ -175,7 +175,7 @@ namespace {
|
||||
const { return 0; }
|
||||
unsigned getThumbBLXTargetOpValue(const MachineInstr &MI, unsigned Op)
|
||||
const { return 0; }
|
||||
unsigned getThumbBRTargetOpValue(const MachineInstr &MI, unsigned Op)
|
||||
unsigned getThumbCBTargetOpValue(const MachineInstr &MI, unsigned Op)
|
||||
const { return 0; }
|
||||
unsigned getBranchTargetOpValue(const MachineInstr &MI, unsigned Op)
|
||||
const { return 0; }
|
||||
|
@ -75,7 +75,7 @@ def t_imm_s4 : Operand<i32> {
|
||||
// Define Thumb specific addressing modes.
|
||||
|
||||
def t_cbtarget : Operand<i32> {
|
||||
let EncoderMethod = "getThumbBRTargetOpValue";
|
||||
let EncoderMethod = "getThumbCBTargetOpValue";
|
||||
}
|
||||
|
||||
def t_bltarget : Operand<i32> {
|
||||
|
@ -98,8 +98,8 @@ public:
|
||||
uint32_t getThumbBLXTargetOpValue(const MCInst &MI, unsigned OpIdx,
|
||||
SmallVectorImpl<MCFixup> &Fixups) const;
|
||||
|
||||
/// getThumbBRTargetOpValue - Return encoding info for Thumb branch target.
|
||||
uint32_t getThumbBRTargetOpValue(const MCInst &MI, unsigned OpIdx,
|
||||
/// getThumbCBTargetOpValue - Return encoding info for Thumb branch target.
|
||||
uint32_t getThumbCBTargetOpValue(const MCInst &MI, unsigned OpIdx,
|
||||
SmallVectorImpl<MCFixup> &Fixups) const;
|
||||
|
||||
/// getBranchTargetOpValue - Return encoding info for 24-bit immediate
|
||||
@ -458,9 +458,9 @@ getThumbBLXTargetOpValue(const MCInst &MI, unsigned OpIdx,
|
||||
return ::getBranchTargetOpValue(MI, OpIdx, ARM::fixup_arm_thumb_blx, Fixups);
|
||||
}
|
||||
|
||||
/// getThumbBRTargetOpValue - Return encoding info for Thumb branch target.
|
||||
/// getThumbCBTargetOpValue - Return encoding info for Thumb branch target.
|
||||
uint32_t ARMMCCodeEmitter::
|
||||
getThumbBRTargetOpValue(const MCInst &MI, unsigned OpIdx,
|
||||
getThumbCBTargetOpValue(const MCInst &MI, unsigned OpIdx,
|
||||
SmallVectorImpl<MCFixup> &Fixups) const {
|
||||
return ::getBranchTargetOpValue(MI, OpIdx, ARM::fixup_arm_thumb_br, Fixups);
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user