mirror of
https://github.com/RPCSX/llvm.git
synced 2025-02-27 08:26:23 +00:00
Clean up formatting.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@161133 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2769028ab4
commit
046eea5247
@ -47,11 +47,6 @@ CheckVMLxHazard("check-vmlx-hazard", cl::Hidden,
|
||||
cl::desc("Check fp vmla / vmls hazard at isel time"),
|
||||
cl::init(true));
|
||||
|
||||
static cl::opt<bool>
|
||||
DisableARMIntABS("disable-arm-int-abs", cl::Hidden,
|
||||
cl::desc("Enable / disable ARM integer abs transform"),
|
||||
cl::init(false));
|
||||
|
||||
//===--------------------------------------------------------------------===//
|
||||
/// ARMDAGToDAGISel - ARM specific code to select ARM machine
|
||||
/// instructions for SelectionDAG operations.
|
||||
@ -2492,9 +2487,6 @@ SDNode *ARMDAGToDAGISel::SelectABSOp(SDNode *N){
|
||||
SDValue XORSrc1 = N->getOperand(1);
|
||||
EVT VT = N->getValueType(0);
|
||||
|
||||
if (DisableARMIntABS)
|
||||
return NULL;
|
||||
|
||||
if (Subtarget->isThumb1Only())
|
||||
return NULL;
|
||||
|
||||
|
@ -4068,11 +4068,8 @@ def ISB : AInoP<(outs), (ins memb_opt:$opt), MiscFrm, NoItinerary,
|
||||
|
||||
// Pseudo instruction that combines movs + predicated rsbmi
|
||||
// to implement integer ABS
|
||||
let usesCustomInserter = 1, Defs = [CPSR] in {
|
||||
def ABS : ARMPseudoInst<
|
||||
(outs GPR:$dst), (ins GPR:$src),
|
||||
8, NoItinerary, []>;
|
||||
}
|
||||
let usesCustomInserter = 1, Defs = [CPSR] in
|
||||
def ABS : ARMPseudoInst<(outs GPR:$dst), (ins GPR:$src), 8, NoItinerary, []>;
|
||||
|
||||
let usesCustomInserter = 1 in {
|
||||
let Defs = [CPSR] in {
|
||||
|
Loading…
x
Reference in New Issue
Block a user