RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-02-02 10:32:56 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix warnings with -DNDEBUG

Browse Source 
Patch by: NAKAMURA Takumi

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@170142 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tom Stellard 2012-12-13 19:38:52 +00:00
parent dfebc4cc4c
commit 08f2d9379c
3 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/R600/AMDILIntrinsicInfo.cpp
View File

@ -75,5 +75,5 @@ Function*
AMDGPUIntrinsicInfo::getDeclaration(Module *M, unsigned IntrID,
Type **Tys,
unsigned numTys) const {
assert(!"Not implemented");
llvm_unreachable("Not implemented");
}

2
lib/Target/R600/R600ISelLowering.cpp
View File

@ -413,7 +413,7 @@ SDValue R600TargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const
Inst = 1;
break;
default:
assert(0 && "Wrong buffer id for stream outputs !");
llvm_unreachable("Wrong buffer id for stream outputs !");
}
return InsertScalarToRegisterExport(DAG, Op.getDebugLoc(), OutputsMap,

1
lib/Target/R600/R600InstrInfo.cpp
View File

@ -605,6 +605,7 @@ MachineOperand &R600InstrInfo::getFlagOp(MachineInstr *MI, unsigned SrcIdx,
case MO_FLAG_ABS:
assert(!IsOP3 && "Cannot set absolute value modifier for OP3 "
"instructions.");
(void)IsOP3;
switch (SrcIdx) {
case 0: FlagIndex = getOperandIdx(*MI, R600Operands::SRC0_ABS); break;
case 1: FlagIndex = getOperandIdx(*MI, R600Operands::SRC1_ABS); break;