RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-31 17:42:40 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Remove warning: 'c0' may be used uninitialized in this function.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134014 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chad Rosier 2011-06-28 17:26:57 +00:00
parent 27ce3b96e5
commit 118c9a0c49
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/ARM/ARMISelLowering.cpp
View File

@ -6486,7 +6486,8 @@ static SDValue PerformVDUPLANECombine(SDNode *N,
// elements are the same constant, C, and Log2(C) ranges from 1 to 32. // elements are the same constant, C, and Log2(C) ranges from 1 to 32.
static bool isConstVecPow2(SDValue ConstVec, bool isSigned, uint64_t &C) static bool isConstVecPow2(SDValue ConstVec, bool isSigned, uint64_t &C)
{ {
integerPart c0, cN; integerPart cN;
integerPart c0 = 0;
for (unsigned I = 0, E = ConstVec.getValueType().getVectorNumElements(); for (unsigned I = 0, E = ConstVec.getValueType().getVectorNumElements();
I != E; I++) { I != E; I++) {
ConstantFPSDNode *C = dyn_cast<ConstantFPSDNode>(ConstVec.getOperand(I)); ConstantFPSDNode *C = dyn_cast<ConstantFPSDNode>(ConstVec.getOperand(I));