RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-12-25 13:35:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

AMDGPU: Disable scheduling in some slow tests

Browse Source 
Disabling the pre-RA scheduler on large-work-group-registers
causes it to be ~50% slower.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@272860 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matt Arsenault 2016-06-16 00:56:47 +00:00
parent 35825a3ed7
commit 11e5e3bbe1
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/CodeGen/AMDGPU/large-work-group-registers.ll
View File

@ -1,4 +1,4 @@
; RUN: llc -march=amdgcn -mcpu=tonga < %s | FileCheck %s
; RUN: llc -march=amdgcn -mcpu=tonga -post-RA-scheduler=0 < %s | FileCheck %s
; CHECK: NumVgprs: 64
define void @main([9 x <16 x i8>] addrspace(2)* byval, [17 x <16 x i8>] addrspace(2)* byval, [17 x <8 x i32>] addrspace(2)* byval, [16 x <8 x i32>] addrspace(2)* byval, [16 x <4 x i32>] addrspace(2)* byval, <3 x i32> inreg, <3 x i32> inreg, <3 x i32>) #0 {

6
test/CodeGen/AMDGPU/spill-scavenge-offset.ll
View File

@ -1,6 +1,6 @@
; RUN: llc -march=amdgcn -mcpu=verde < %s | FileCheck %s
; RUN: llc -regalloc=basic -march=amdgcn -mcpu=tonga < %s | FileCheck %s
;
; RUN: llc -march=amdgcn -mcpu=verde -enable-misched=0 -post-RA-scheduler=0 < %s | FileCheck %s
; RUN: llc -regalloc=basic -march=amdgcn -mcpu=tonga -enable-misched=0 -post-RA-scheduler=0 < %s | FileCheck %s
;
; There is something about Tonga that causes this test to spend a lot of time
; in the default register allocator.