mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-11 13:46:13 +00:00
Add the missing cases to the type->registerclass conversion function.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@115921 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
8a52fa674b
commit
218c98c284
@ -581,13 +581,27 @@ CurDAG->getMachineNode(COPY_TO_REGCLASS,..., ) function call
|
||||
*/
|
||||
SDValue SPUDAGToDAGISel::getRC( MVT VT ) {
|
||||
switch( VT.SimpleTy ) {
|
||||
case MVT::i8:
|
||||
return CurDAG->getTargetConstant(SPU::R8CRegClass.getID(), MVT::i32);
|
||||
break;
|
||||
case MVT::i16:
|
||||
return CurDAG->getTargetConstant(SPU::R16CRegClass.getID(), MVT::i32);
|
||||
break;
|
||||
case MVT::i32:
|
||||
return CurDAG->getTargetConstant(SPU::R32CRegClass.getID(), MVT::i32);
|
||||
break;
|
||||
case MVT::f32:
|
||||
return CurDAG->getTargetConstant(SPU::R32FPRegClass.getID(), MVT::i32);
|
||||
break;
|
||||
case MVT::i64:
|
||||
return CurDAG->getTargetConstant(SPU::R64CRegClass.getID(), MVT::i32);
|
||||
break;
|
||||
case MVT::v16i8:
|
||||
case MVT::v8i16:
|
||||
case MVT::v4i32:
|
||||
case MVT::v4f32:
|
||||
case MVT::v2i64:
|
||||
case MVT::v2f64:
|
||||
return CurDAG->getTargetConstant(SPU::VECREGRegClass.getID(), MVT::i32);
|
||||
break;
|
||||
default:
|
||||
|
Loading…
Reference in New Issue
Block a user