mirror of
https://github.com/RPCSX/llvm.git
synced 2025-02-16 11:08:09 +00:00
fix emacs language spec's, patch by Edmund Grimley-Evans!
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@111241 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
83a82ac0b4
commit
23e70ebf35
@ -1,4 +1,4 @@
|
||||
//===- ARM.td - Describe the ARM Target Machine -----------------*- C++ -*-===//
|
||||
//===- ARM.td - Describe the ARM Target Machine ------------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- ARMCallingConv.td - Calling Conventions for ARM ----------*- C++ -*-===//
|
||||
//===- ARMCallingConv.td - Calling Conventions for ARM -----*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- ARMRegisterInfo.td - ARM Register defs -------------------*- C++ -*-===//
|
||||
//===- ARMRegisterInfo.td - ARM Register defs --------------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- SPUCallingConv.td - Calling Conventions for CellSPU ------*- C++ -*-===//
|
||||
//===- SPUCallingConv.td - Calling Conventions for CellSPU -*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MBlaze.td - Describe the MBlaze Target Machine -----------*- C++ -*-===//
|
||||
//===- MBlaze.td - Describe the MBlaze Target Machine ------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MBlazeCallingConv.td - Calling Conventions for MBlaze ----*- C++ -*-===//
|
||||
//===- MBlazeCallingConv.td - Calling Conventions for MBlaze -*- tablegen -*-=//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MBlazeInstrFPU.td - MBlaze FPU Instruction defs ----------*- C++ -*-===//
|
||||
//===- MBlazeInstrFPU.td - MBlaze FPU Instruction defs -----*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MBlazeInstrFSL.td - MBlaze FSL Instruction defs ----------*- C++ -*-===//
|
||||
//===- MBlazeInstrFSL.td - MBlaze FSL Instruction defs -----*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MBlazeInstrFormats.td - MB Instruction defs --------------*- C++ -*-===//
|
||||
//===- MBlazeInstrFormats.td - MB Instruction defs ---------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MBlazeInstrInfo.td - MBlaze Instruction defs -------------*- C++ -*-===//
|
||||
//===- MBlazeInstrInfo.td - MBlaze Instruction defs --------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MBlazeRegisterInfo.td - MBlaze Register defs -------------*- C++ -*-===//
|
||||
//===- MBlazeRegisterInfo.td - MBlaze Register defs --------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MBlazeSchedule.td - MBlaze Scheduling Definitions --------*- C++ -*-===//
|
||||
//===- MBlazeSchedule.td - MBlaze Scheduling Definitions ---*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- Mips.td - Describe the Mips Target Machine ---------------*- C++ -*-===//
|
||||
//===- Mips.td - Describe the Mips Target Machine ----------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MipsCallingConv.td - Calling Conventions for Mips --------*- C++ -*-===//
|
||||
//===- MipsCallingConv.td - Calling Conventions for Mips ---*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MipsInstrFPU.td - Mips FPU Instruction Information -------*- C++ -*-===//
|
||||
//===- MipsInstrFPU.td - Mips FPU Instruction Information --*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MipsRegisterInfo.td - Mips Register defs -----------------*- C++ -*-===//
|
||||
//===- MipsRegisterInfo.td - Mips Register defs ------------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MipsInstrInfo.td - Mips Register defs --------------------*- C++ -*-===//
|
||||
//===- MipsInstrInfo.td - Mips Register defs ---------------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MipsRegisterInfo.td - Mips Register defs -----------------*- C++ -*-===//
|
||||
//===- MipsRegisterInfo.td - Mips Register defs ------------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- MipsSchedule.td - Mips Scheduling Definitions ------------*- C++ -*-===//
|
||||
//===- MipsSchedule.td - Mips Scheduling Definitions -------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- PPCCallingConv.td - Calling Conventions for PowerPC ------*- C++ -*-===//
|
||||
//===- PPCCallingConv.td - Calling Conventions for PowerPC -*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
@ -1,4 +1,4 @@
|
||||
//===- Sparc.td - Describe the Sparc Target Machine -------------*- C++ -*-===//
|
||||
//===- Sparc.td - Describe the Sparc Target Machine --------*- tablegen -*-===//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
|
Loading…
x
Reference in New Issue
Block a user