RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-05-13 10:56:01 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[X86][SSE] Remove unused argument. NFCI.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@293777 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Simon Pilgrim 2017-02-01 16:34:50 +00:00
parent 982ff7f443
commit 299e3e8880
1 changed files with 6 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
lib/Target/X86/X86ISelLowering.cpp
View File

@ -5956,8 +5956,7 @@ static SDValue getShuffleScalarElt(SDNode *N, unsigned Index, SelectionDAG &DAG,
static SDValue LowerBuildVectorv16i8(SDValue Op, unsigned NonZeros, static SDValue LowerBuildVectorv16i8(SDValue Op, unsigned NonZeros,
unsigned NumNonZero, unsigned NumZero, unsigned NumNonZero, unsigned NumZero,
SelectionDAG &DAG, SelectionDAG &DAG,
const X86Subtarget &Subtarget, const X86Subtarget &Subtarget) {
const TargetLowering &TLI) {
if (NumNonZero > 8) if (NumNonZero > 8)
return SDValue(); return SDValue();
@ -6026,8 +6025,7 @@ static SDValue LowerBuildVectorv16i8(SDValue Op, unsigned NonZeros,
static SDValue LowerBuildVectorv8i16(SDValue Op, unsigned NonZeros, static SDValue LowerBuildVectorv8i16(SDValue Op, unsigned NonZeros,
unsigned NumNonZero, unsigned NumZero, unsigned NumNonZero, unsigned NumZero,
SelectionDAG &DAG, SelectionDAG &DAG,
const X86Subtarget &Subtarget, const X86Subtarget &Subtarget) {
const TargetLowering &TLI) {
if (NumNonZero > 4) if (NumNonZero > 4)
return SDValue(); return SDValue();
@ -6055,8 +6053,7 @@ static SDValue LowerBuildVectorv8i16(SDValue Op, unsigned NonZeros,
/// Custom lower build_vector of v4i32 or v4f32. /// Custom lower build_vector of v4i32 or v4f32.
static SDValue LowerBuildVectorv4x32(SDValue Op, SelectionDAG &DAG, static SDValue LowerBuildVectorv4x32(SDValue Op, SelectionDAG &DAG,
const X86Subtarget &Subtarget, const X86Subtarget &Subtarget) {
const TargetLowering &TLI) {
// Find all zeroable elements. // Find all zeroable elements.
std::bitset<4> Zeroable; std::bitset<4> Zeroable;
for (int i=0; i < 4; ++i) { for (int i=0; i < 4; ++i) {
@ -7601,17 +7598,17 @@ X86TargetLowering::LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG) const {
// If element VT is < 32 bits, convert it to inserts into a zero vector. // If element VT is < 32 bits, convert it to inserts into a zero vector.
if (EVTBits == 8 && NumElems == 16) if (EVTBits == 8 && NumElems == 16)
if (SDValue V = LowerBuildVectorv16i8(Op, NonZeros, NumNonZero, NumZero, if (SDValue V = LowerBuildVectorv16i8(Op, NonZeros, NumNonZero, NumZero,
DAG, Subtarget, *this)) DAG, Subtarget))
return V; return V;
if (EVTBits == 16 && NumElems == 8) if (EVTBits == 16 && NumElems == 8)
if (SDValue V = LowerBuildVectorv8i16(Op, NonZeros, NumNonZero, NumZero, if (SDValue V = LowerBuildVectorv8i16(Op, NonZeros, NumNonZero, NumZero,
DAG, Subtarget, *this)) DAG, Subtarget))
return V; return V;
// If element VT is == 32 bits and has 4 elems, try to generate an INSERTPS // If element VT is == 32 bits and has 4 elems, try to generate an INSERTPS
if (EVTBits == 32 && NumElems == 4) if (EVTBits == 32 && NumElems == 4)
if (SDValue V = LowerBuildVectorv4x32(Op, DAG, Subtarget, *this)) if (SDValue V = LowerBuildVectorv4x32(Op, DAG, Subtarget))
return V; return V;
// If element VT is == 32 bits, turn it into a number of shuffles. // If element VT is == 32 bits, turn it into a number of shuffles.