RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-25 20:59:51 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Remove extra \n from LLVM_UNREACHABLE calls.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@75416 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Torok Edwin 2009-07-12 07:15:17 +00:00
parent 7ab2eb4a80
commit 29fd056d81
9 changed files with 16 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/ARMCodeEmitter.cpp
View File

@ -594,7 +594,7 @@ void Emitter<CodeEmitter>::emitPseudoInstruction(const MachineInstr &MI) {
// We allow inline assembler nodes with empty bodies - they can
// implicitly define registers, which is ok for JIT.
if (MI.getOperand(0).getSymbolName()[0]) {
llvm_report_error("JIT does not support inline asm!\n");
llvm_report_error("JIT does not support inline asm!");
}
break;
}

2
lib/Target/ARM/ARMJITInfo.cpp
View File

@ -104,7 +104,7 @@ extern "C" {
);
#else // Not an ARM host
void ARMCompilationCallback() {
LLVM_UNREACHABLE("Cannot call ARMCompilationCallback() on a non-ARM arch!\n");
LLVM_UNREACHABLE("Cannot call ARMCompilationCallback() on a non-ARM arch!");
}
#endif
}

4
lib/Target/IA64/IA64ISelLowering.cpp
View File

@ -194,7 +194,7 @@ void IA64TargetLowering::LowerArguments(Function &F, SelectionDAG &DAG,
switch (getValueType(I->getType()).getSimpleVT()) {
default:
LLVM_UNREACHABLE("ERROR in LowerArgs: can't lower this type of arg.\n");
LLVM_UNREACHABLE("ERROR in LowerArgs: can't lower this type of arg.");
case MVT::f32:
// fixme? (well, will need to for weird FP structy stuff,
// see intel ABI docs)
@ -493,7 +493,7 @@ IA64TargetLowering::LowerCallTo(SDValue Chain, const Type *RetTy,
if (InFlag.getNode())
CallOperands.push_back(InFlag);
else
LLVM_UNREACHABLE("this should never happen!\n");
LLVM_UNREACHABLE("this should never happen!");
// to make way for a hack:
Chain = DAG.getNode(IA64ISD::BRCALL, dl, NodeTys,

7
lib/Target/IA64/IA64InstrInfo.cpp
View File

@ -129,8 +129,7 @@ void IA64InstrInfo::storeRegToAddr(MachineFunction &MF, unsigned SrcReg,
} else if (RC == IA64::PRRegisterClass) {
Opc = IA64::ST1;
} else {
LLVM_UNREACHABLE(
"sorry, I don't know how to store this sort of reg\n");
LLVM_UNREACHABLE("sorry, I don't know how to store this sort of reg");
}
DebugLoc DL = DebugLoc::getUnknownLoc();
@ -165,7 +164,7 @@ void IA64InstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
.addReg(IA64::r0);
} else {
LLVM_UNREACHABLE(
"sorry, I don't know how to load this sort of reg from the stack\n");
"sorry, I don't know how to load this sort of reg from the stack");
}
}
@ -182,7 +181,7 @@ void IA64InstrInfo::loadRegFromAddr(MachineFunction &MF, unsigned DestReg,
Opc = IA64::LD1;
} else {
LLVM_UNREACHABLE(
"sorry, I don't know how to load this sort of reg\n");
"sorry, I don't know how to load this sort of reg");
}
DebugLoc DL = DebugLoc::getUnknownLoc();

2
lib/Target/X86/AsmPrinter/X86ATTAsmPrinter.cpp
View File

@ -55,7 +55,7 @@ void X86ATTAsmPrinter::PrintPICBaseSymbol() const {
else if (Subtarget->isTargetELF())
O << ".Lllvm$" << getFunctionNumber() << ".$piclabel";
else
LLVM_UNREACHABLE( "Don't know how to print PIC label!\n");
LLVM_UNREACHABLE( "Don't know how to print PIC label!");
}
/// PrintUnmangledNameSafely - Print out the printable characters in the name.

4
lib/Target/X86/X86JITInfo.cpp
View File

@ -322,7 +322,7 @@ extern "C" {
#else // Not an i386 host
void X86CompilationCallback() {
LLVM_UNREACHABLE("Cannot call X86CompilationCallback() on a non-x86 arch!\n");
LLVM_UNREACHABLE("Cannot call X86CompilationCallback() on a non-x86 arch!");
}
#endif
}
@ -554,7 +554,7 @@ char* X86JITInfo::allocateThreadLocalMemory(size_t size) {
TLSOffset -= size;
return TLSOffset;
#else
LLVM_UNREACHABLE("Cannot allocate thread local storage on this arch!\n");
LLVM_UNREACHABLE("Cannot allocate thread local storage on this arch!");
return 0;
#endif
}

4
lib/Target/XCore/XCoreInstrInfo.cpp
View File

@ -408,7 +408,7 @@ void XCoreInstrInfo::storeRegToAddr(MachineFunction &MF, unsigned SrcReg,
const TargetRegisterClass *RC,
SmallVectorImpl<MachineInstr*> &NewMIs) const
{
LLVM_UNREACHABLE("unimplemented\n");
LLVM_UNREACHABLE("unimplemented");
}
void XCoreInstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
@ -428,7 +428,7 @@ void XCoreInstrInfo::loadRegFromAddr(MachineFunction &MF, unsigned DestReg,
const TargetRegisterClass *RC,
SmallVectorImpl<MachineInstr*> &NewMIs) const
{
LLVM_UNREACHABLE("unimplemented\n");
LLVM_UNREACHABLE("unimplemented");
}
bool XCoreInstrInfo::spillCalleeSavedRegisters(MachineBasicBlock &MBB,

6
lib/Target/XCore/XCoreRegisterInfo.cpp
View File

@ -257,7 +257,7 @@ void XCoreRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,
.addReg(ScratchReg, RegState::Kill);
break;
default:
LLVM_UNREACHABLE("Unexpected Opcode\n");
LLVM_UNREACHABLE("Unexpected Opcode");
}
} else {
switch (MI.getOpcode()) {
@ -278,7 +278,7 @@ void XCoreRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,
.addImm(Offset);
break;
default:
LLVM_UNREACHABLE("Unexpected Opcode\n");
LLVM_UNREACHABLE("Unexpected Opcode");
}
}
} else {
@ -309,7 +309,7 @@ void XCoreRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,
.addImm(Offset);
break;
default:
LLVM_UNREACHABLE("Unexpected Opcode\n");
LLVM_UNREACHABLE("Unexpected Opcode");
}
}
// Erase old instruction.

2
lib/VMCore/Constants.cpp
View File

@ -1121,7 +1121,7 @@ namespace llvm {
template<class ConstantClass, class TypeClass>
struct VISIBILITY_HIDDEN ConvertConstantType {
static void convert(ConstantClass *OldC, const TypeClass *NewTy) {
LLVM_UNREACHABLE("This type cannot be converted!\n");
LLVM_UNREACHABLE("This type cannot be converted!");
}
};