mirror of
https://github.com/RPCSX/llvm.git
synced 2025-01-10 22:46:20 +00:00
[WebAssembly] Minor code cleanups. NFC.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@257128 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1087a1818f
commit
2c2e12150f
@ -40,5 +40,5 @@ add_llvm_target(WebAssemblyCodeGen
|
|||||||
add_dependencies(LLVMWebAssemblyCodeGen intrinsics_gen)
|
add_dependencies(LLVMWebAssemblyCodeGen intrinsics_gen)
|
||||||
|
|
||||||
add_subdirectory(InstPrinter)
|
add_subdirectory(InstPrinter)
|
||||||
add_subdirectory(TargetInfo)
|
|
||||||
add_subdirectory(MCTargetDesc)
|
add_subdirectory(MCTargetDesc)
|
||||||
|
add_subdirectory(TargetInfo)
|
||||||
|
@ -19,20 +19,14 @@
|
|||||||
|
|
||||||
namespace llvm {
|
namespace llvm {
|
||||||
|
|
||||||
class formatted_raw_ostream;
|
|
||||||
class MCAsmBackend;
|
class MCAsmBackend;
|
||||||
class MCCodeEmitter;
|
class MCCodeEmitter;
|
||||||
class MCContext;
|
class MCContext;
|
||||||
class MCInstrInfo;
|
class MCInstrInfo;
|
||||||
class MCRegisterInfo;
|
|
||||||
class MCObjectWriter;
|
class MCObjectWriter;
|
||||||
class MCStreamer;
|
|
||||||
class MCSubtargetInfo;
|
class MCSubtargetInfo;
|
||||||
class MCTargetStreamer;
|
|
||||||
class StringRef;
|
|
||||||
class Target;
|
class Target;
|
||||||
class Triple;
|
class Triple;
|
||||||
class raw_ostream;
|
|
||||||
class raw_pwrite_stream;
|
class raw_pwrite_stream;
|
||||||
|
|
||||||
extern Target TheWebAssemblyTarget32;
|
extern Target TheWebAssemblyTarget32;
|
||||||
|
@ -90,9 +90,9 @@ private:
|
|||||||
|
|
||||||
MVT WebAssemblyAsmPrinter::getRegType(unsigned RegNo) const {
|
MVT WebAssemblyAsmPrinter::getRegType(unsigned RegNo) const {
|
||||||
const TargetRegisterClass *TRC =
|
const TargetRegisterClass *TRC =
|
||||||
TargetRegisterInfo::isVirtualRegister(RegNo) ?
|
TargetRegisterInfo::isVirtualRegister(RegNo)
|
||||||
MRI->getRegClass(RegNo) :
|
? MRI->getRegClass(RegNo)
|
||||||
MRI->getTargetRegisterInfo()->getMinimalPhysRegClass(RegNo);
|
: MRI->getTargetRegisterInfo()->getMinimalPhysRegClass(RegNo);
|
||||||
for (MVT T : {MVT::i32, MVT::i64, MVT::f32, MVT::f64})
|
for (MVT T : {MVT::i32, MVT::i64, MVT::f32, MVT::f64})
|
||||||
if (TRC->hasType(T))
|
if (TRC->hasType(T))
|
||||||
return T;
|
return T;
|
||||||
|
@ -256,7 +256,8 @@ static void SortBlocks(MachineFunction &MF, const MachineLoopInfo &MLI) {
|
|||||||
/// code) for a branch instruction to both branch to a block and fallthrough
|
/// code) for a branch instruction to both branch to a block and fallthrough
|
||||||
/// to it, so we check the actual branch operands to see if there are any
|
/// to it, so we check the actual branch operands to see if there are any
|
||||||
/// explicit mentions.
|
/// explicit mentions.
|
||||||
static bool ExplicitlyBranchesTo(MachineBasicBlock *Pred, MachineBasicBlock *MBB) {
|
static bool ExplicitlyBranchesTo(MachineBasicBlock *Pred,
|
||||||
|
MachineBasicBlock *MBB) {
|
||||||
for (MachineInstr &MI : Pred->terminators())
|
for (MachineInstr &MI : Pred->terminators())
|
||||||
for (MachineOperand &MO : MI.explicit_operands())
|
for (MachineOperand &MO : MI.explicit_operands())
|
||||||
if (MO.isMBB() && MO.getMBB() == MBB)
|
if (MO.isMBB() && MO.getMBB() == MBB)
|
||||||
|
Loading…
x
Reference in New Issue
Block a user