RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-27 05:30:49 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

64-bit WrapperPICPat patterns.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@146086 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2011-12-07 22:11:43 +00:00
parent d45162be31
commit 2c78be01f6
2 changed files with 21 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/Mips/Mips64InstrInfo.td
View File

@ -273,6 +273,12 @@ def : Pat<(add CPU64Regs:$hi, (MipsLo tjumptable:$lo)),
def : Pat<(add CPU64Regs:$hi, (MipsLo tconstpool:$lo)),
(DADDiu CPU64Regs:$hi, tconstpool:$lo)>;
def : WrapperPICPat<tglobaladdr, DADDiu, GP_64>;
def : WrapperPICPat<tconstpool, DADDiu, GP_64>;
def : WrapperPICPat<texternalsym, DADDiu, GP_64>;
def : WrapperPICPat<tblockaddress, DADDiu, GP_64>;
def : WrapperPICPat<tjumptable, DADDiu, GP_64>;
defm : BrcondPats<CPU64Regs, BEQ64, BNE64, SLT64, SLTu64, SLTi64, SLTiu64,
ZERO_64>;

23
test/CodeGen/Mips/cmov.ll
View File

@ -1,11 +1,14 @@
; RUN: llc -march=mips < %s | FileCheck %s
; RUN: llc -march=mips -regalloc=basic < %s | FileCheck %s
; RUN: llc -march=mips < %s | FileCheck %s -check-prefix=O32
; RUN: llc -march=mips -regalloc=basic < %s | FileCheck %s -check-prefix=O32
; RUN: llc -march=mips64el -mcpu=mips64 -mattr=n64 < %s | FileCheck %s -check-prefix=N64
@i1 = global [3 x i32] [i32 1, i32 2, i32 3], align 4
@i3 = common global i32* null, align 4
; CHECK: lw ${{[0-9]+}}, %got(i3)($gp)
; CHECK: addiu ${{[0-9]+}}, $gp, %got(i1)
; O32: lw ${{[0-9]+}}, %got(i3)($gp)
; O32: addiu ${{[0-9]+}}, $gp, %got(i1)
; N64: ld ${{[0-9]+}}, %got_disp(i3)($gp)
; N64: daddiu ${{[0-9]+}}, $gp, %got_disp(i1)
define i32* @cmov1(i32 %s) nounwind readonly {
entry:
%tobool = icmp ne i32 %s, 0
@ -17,10 +20,14 @@ entry:
@c = global i32 1, align 4
@d = global i32 0, align 4
; CHECK: cmov2:
; CHECK: addiu $[[R1:[0-9]+]], $gp, %got(d)
; CHECK: addiu $[[R0:[0-9]+]], $gp, %got(c)
; CHECK: movn $[[R1]], $[[R0]], ${{[0-9]+}}
; O32: cmov2:
; O32: addiu $[[R1:[0-9]+]], $gp, %got(d)
; O32: addiu $[[R0:[0-9]+]], $gp, %got(c)
; O32: movn $[[R1]], $[[R0]], ${{[0-9]+}}
; N64: cmov2:
; N64: daddiu $[[R1:[0-9]+]], $gp, %got_disp(d)
; N64: daddiu $[[R0:[0-9]+]], $gp, %got_disp(c)
; N64: movn $[[R1]], $[[R0]], ${{[0-9]+}}
define i32 @cmov2(i32 %s) nounwind readonly {
entry:
%tobool = icmp ne i32 %s, 0