RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-12-14 15:39:00 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[AVX-512] Add tests to show that we don't select masked logic ops if there are bitcasts between the logic op and the select.

Browse Source 
This is taken from optimized IR of clang test cases for masked logic ops.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@279928 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper 2016-08-28 06:06:24 +00:00
parent 460412aab8
commit 2e47cee376
1 changed files with 51 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

51
test/CodeGen/X86/avx512-logic.ll
View File

@ -428,3 +428,54 @@ define <8 x double> @masked_xor_v8f64(<8 x double> %a, <8 x double> %b, <8 x dou
%add = fadd <8 x double> %c, %cast
ret <8 x double> %add
}
define <8 x i64> @test_mm512_mask_and_epi32(<8 x i64> %__src, i16 zeroext %__k, <8 x i64> %__a, <8 x i64> %__b) {
; ALL-LABEL: test_mm512_mask_and_epi32:
; ALL: ## BB#0: ## %entry
; ALL-NEXT: vpandq %zmm2, %zmm1, %zmm1
; ALL-NEXT: kmovw %edi, %k1
; ALL-NEXT: vpblendmd %zmm1, %zmm0, %zmm0 {%k1}
; ALL-NEXT: retq
entry:
%and1.i.i = and <8 x i64> %__a, %__b
%0 = bitcast <8 x i64> %and1.i.i to <16 x i32>
%1 = bitcast <8 x i64> %__src to <16 x i32>
%2 = bitcast i16 %__k to <16 x i1>
%3 = select <16 x i1> %2, <16 x i32> %0, <16 x i32> %1
%4 = bitcast <16 x i32> %3 to <8 x i64>
ret <8 x i64> %4
}
define <8 x i64> @test_mm512_mask_or_epi32(<8 x i64> %__src, i16 zeroext %__k, <8 x i64> %__a, <8 x i64> %__b) {
; ALL-LABEL: test_mm512_mask_or_epi32:
; ALL: ## BB#0: ## %entry
; ALL-NEXT: vporq %zmm2, %zmm1, %zmm1
; ALL-NEXT: kmovw %edi, %k1
; ALL-NEXT: vpblendmd %zmm1, %zmm0, %zmm0 {%k1}
; ALL-NEXT: retq
entry:
%or1.i.i = or <8 x i64> %__a, %__b
%0 = bitcast <8 x i64> %or1.i.i to <16 x i32>
%1 = bitcast <8 x i64> %__src to <16 x i32>
%2 = bitcast i16 %__k to <16 x i1>
%3 = select <16 x i1> %2, <16 x i32> %0, <16 x i32> %1
%4 = bitcast <16 x i32> %3 to <8 x i64>
ret <8 x i64> %4
}
define <8 x i64> @test_mm512_mask_xor_epi32(<8 x i64> %__src, i16 zeroext %__k, <8 x i64> %__a, <8 x i64> %__b) {
; ALL-LABEL: test_mm512_mask_xor_epi32:
; ALL: ## BB#0: ## %entry
; ALL-NEXT: vpxorq %zmm2, %zmm1, %zmm1
; ALL-NEXT: kmovw %edi, %k1
; ALL-NEXT: vpblendmd %zmm1, %zmm0, %zmm0 {%k1}
; ALL-NEXT: retq
entry:
%xor1.i.i = xor <8 x i64> %__a, %__b
%0 = bitcast <8 x i64> %xor1.i.i to <16 x i32>
%1 = bitcast <8 x i64> %__src to <16 x i32>
%2 = bitcast i16 %__k to <16 x i1>
%3 = select <16 x i1> %2, <16 x i32> %0, <16 x i32> %1
%4 = bitcast <16 x i32> %3 to <8 x i64>
ret <8 x i64> %4
}