mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-29 06:30:39 +00:00
Avoid crashing on a variable-index insertelement with element type i16.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@72991 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
b4a921af05
commit
30e71eb61b
@ -4272,7 +4272,7 @@ X86TargetLowering::LowerINSERT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG) {
|
||||
SDValue N1 = Op.getOperand(1);
|
||||
SDValue N2 = Op.getOperand(2);
|
||||
|
||||
if (EVT.getSizeInBits() == 16) {
|
||||
if (EVT.getSizeInBits() == 16 && isa<ConstantSDNode>(N2)) {
|
||||
// Transform it so it match pinsrw which expects a 16-bit value in a GR32
|
||||
// as its second argument.
|
||||
if (N1.getValueType() != MVT::i32)
|
||||
|
11
test/CodeGen/X86/2009-06-05-VariableIndexInsert.ll
Normal file
11
test/CodeGen/X86/2009-06-05-VariableIndexInsert.ll
Normal file
@ -0,0 +1,11 @@
|
||||
; RUN: llvm-as < %s | llc
|
||||
|
||||
define <2 x i64> @_mm_insert_epi16(<2 x i64> %a, i32 %b, i32 %imm) nounwind readnone {
|
||||
entry:
|
||||
%conv = bitcast <2 x i64> %a to <8 x i16> ; <<8 x i16>> [#uses=1]
|
||||
%conv2 = trunc i32 %b to i16 ; <i16> [#uses=1]
|
||||
%and = and i32 %imm, 7 ; <i32> [#uses=1]
|
||||
%vecins = insertelement <8 x i16> %conv, i16 %conv2, i32 %and ; <<8 x i16>> [#uses=1]
|
||||
%conv6 = bitcast <8 x i16> %vecins to <2 x i64> ; <<2 x i64>> [#uses=1]
|
||||
ret <2 x i64> %conv6
|
||||
}
|
Loading…
Reference in New Issue
Block a user