RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-12-14 15:39:00 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[PPC] Adding the removed testcase again

Browse Source 
This testcase was originally part of r284995, but I put it in a wrong directory.
So I removed it. Before adding it back I did some small enhancements. Also I
changed the assertions a little bit, to take into account the impact of some
changes performed since code review is done.

This is similar to changes done for another testcase in the original commit.
See: https://reviews.llvm.org/D23614#577749
Basically for instead of vxor we now generate xxlxor in some cases, which is
better.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285333 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Ehsan Amiri 2016-10-27 19:10:09 +00:00
parent 86f0394337
commit 34a73b3124
1 changed files with 71 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

71
test/CodeGen/PowerPC/pzero-fp-xored.ll Normal file
View File

@ -0,0 +1,71 @@
; RUN: llc -mtriple=powerpc64le-unknown-linux-gnu -mattr=+vsx -mcpu=pwr8 < %s | \
; RUN: FileCheck %s --implicit-check-not lxvd2x --implicit-check-not lfs
; RUN: llc -mtriple=powerpc64le-unknown-linux-gnu -mattr=-altivec -mcpu=pwr8 -mattr=-vsx < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-NVSXALT --implicit-check-not xxlxor \
; RUN: --implicit-check-not vxor
define signext i32 @t1(float %x) local_unnamed_addr #0 {
entry:
%cmp = fcmp ogt float %x, 0.000000e+00
%tmp = select i1 %cmp, i32 43, i32 11
ret i32 %tmp
; CHECK-LABEL: t1:
; CHECK: xxlxor [[REG1:[0-9]+]], [[REG1]], [[REG1]]
; CHECK: fcmpu {{[0-9]+}}, {{[0-9]+}}, [[REG1]]
; CHECK: blr
; CHECK-NVSXALT: lfs [[REG1:[0-9]+]]
; CHECK-NVSXALT: fcmpu {{[0-9]+}}, {{[0-9]+}}, [[REG1]]
; CHECK-NVSXALT: blr
}
define signext i32 @t2(double %x) local_unnamed_addr #0 {
entry:
%cmp = fcmp ogt double %x, 0.000000e+00
%tmp = select i1 %cmp, i32 43, i32 11
ret i32 %tmp
; CHECK-LABEL: t2:
; CHECK: xxlxor [[REG2:[0-9]+]], [[REG2]], [[REG2]]
; CHECK: xscmpudp {{[0-9]+}}, {{[0-9]+}}, [[REG2]]
; CHECK: blr
; CHECK-NVSXALT: lfs [[REG2:[0-9]+]]
; CHECK-NVSXALT: fcmpu {{[0-9]+}}, {{[0-9]+}}, [[REG2]]
; CHECK-NVSXALT: blr
}
define signext i32 @t3(ppc_fp128 %x) local_unnamed_addr #0 {
entry:
%cmp = fcmp ogt ppc_fp128 %x, 0xM00000000000000000000000000000000
%tmp = select i1 %cmp, i32 43, i32 11
ret i32 %tmp
; CHECK-LABEL: t3:
; CHECK: xxlxor [[REG3:[0-9]+]], [[REG3]], [[REG3]]
; CHECK: fcmpu {{[0-9]+}}, {{[0-9]+}}, [[REG3]]
; CHECK: fcmpu {{[0-9]+}}, {{[0-9]+}}, [[REG3]]
; CHECK: blr
; CHECK-NVSXALT: lfs [[REG3:[0-9]+]]
; CHECK-NVSXALT: fcmpu {{[0-9]+}}, {{[0-9]+}}, [[REG3]]
; CHECK-NVSXALT: blr
}
define <2 x double> @t4() local_unnamed_addr #0 {
ret <2 x double> zeroinitializer
; CHECK-LABEL: t4:
; CHECK: xxlxor [[REG4:[0-9]+]], [[REG4]], [[REG4]]
; CHECK: blr
; CHECK-NVSXALT: lfs [[REG4:[0-9]+]]
; CHECK-NVSXALT: fmr {{[0-9]+}}, [[REG4:[0-9]+]]
; CHECK-NVSXALT: blr
}
define <2 x i64> @t5() local_unnamed_addr #0 {
ret <2 x i64> zeroinitializer
; CHECK-LABEL: t5:
; CHECK: xxlxor [[REG5:[0-9]+]], [[REG5]], [[REG5]]
; CHECK: blr
; CHECK-NVSXALT: li 3, 0
; CHECK-NVSXALT-NEXT: li 4, 0
; CHECK-NVSXALT-NEXT: blr
}