mirror of
https://github.com/RPCSX/llvm.git
synced 2025-01-15 17:07:52 +00:00
Sparc: Avoid implicit iterator conversions, NFC
Remove the only implicit conversions from MachineInstrBundleIterator to MachineInstr* in the Sparc backend. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@274913 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
a3dcb9e3b4
commit
35be20ea98
@ -170,7 +170,7 @@ bool SparcInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,
|
||||
return false;
|
||||
|
||||
// Get the last instruction in the block.
|
||||
MachineInstr *LastInst = I;
|
||||
MachineInstr *LastInst = &*I;
|
||||
unsigned LastOpc = LastInst->getOpcode();
|
||||
|
||||
// If there is only one terminator instruction, process it.
|
||||
@ -188,7 +188,7 @@ bool SparcInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,
|
||||
}
|
||||
|
||||
// Get the instruction before it if it is a terminator.
|
||||
MachineInstr *SecondLastInst = I;
|
||||
MachineInstr *SecondLastInst = &*I;
|
||||
unsigned SecondLastOpc = SecondLastInst->getOpcode();
|
||||
|
||||
// If AllowModify is true and the block ends with two or more unconditional
|
||||
@ -203,7 +203,7 @@ bool SparcInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,
|
||||
TBB = LastInst->getOperand(0).getMBB();
|
||||
return false;
|
||||
} else {
|
||||
SecondLastInst = I;
|
||||
SecondLastInst = &*I;
|
||||
SecondLastOpc = SecondLastInst->getOpcode();
|
||||
}
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user