Test commit

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@288036 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Cederman 2016-11-28 15:33:03 +00:00
parent 78f5fdf3e5
commit 3b038a2986

View File

@ -331,7 +331,6 @@ def IntRegs : RegisterClass<"SP", [i32, i64], 32,
(sequence "L%u", 0, 7),
(sequence "O%u", 0, 7))>;
// Should be in the same order as IntRegs.
def IntPair : RegisterClass<"SP", [v2i32], 64,
(add I0_I1, I2_I3, I4_I5, I6_I7,