RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-23 19:59:57 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

MIRTests: Remove unnecessary 2>&1 redirection

Browse Source 
llc mir output goes to stdout nowadays, so the 2>&1 is not necessary
anymore for most tests.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@295859 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matthias Braun 2017-02-22 18:47:41 +00:00
parent 29fec22c97
commit 3f55d742b2
69 changed files with 69 additions and 69 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/CodeGen/AArch64/GlobalISel/legalize-add.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-and.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-combines.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-constant.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-div.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-ext.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-fcmp.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-fptoi.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-gep.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-inserts.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-itofp.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-mul.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-or.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-pow.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-rem.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-shift.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-simple.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-sub.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-vaarg.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/GlobalISel/legalize-xor.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s
--- |
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"

2
test/CodeGen/AArch64/arm64-regress-opt-cmp.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -mtriple=aarch64-linux-gnu -run-pass peephole-opt -o - %s 2>&1 | FileCheck %s
# RUN: llc -mtriple=aarch64-linux-gnu -run-pass peephole-opt -o - %s | FileCheck %s
# CHECK: %1 = ANDWri {{.*}}
# CHECK-NEXT: %wzr = SUBSWri {{.*}}
--- |

2
test/CodeGen/AArch64/ldst-opt.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -mtriple=aarch64--linux-gnu -run-pass=aarch64-ldst-opt %s -verify-machineinstrs -o - 2>&1 | FileCheck %s
# RUN: llc -mtriple=aarch64--linux-gnu -run-pass=aarch64-ldst-opt %s -verify-machineinstrs -o - | FileCheck %s
---
name: promote-load-from-store
tracksRegLiveness: true

2
test/CodeGen/AArch64/movimm-wzr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -run-pass=aarch64-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -run-pass=aarch64-expand-pseudo %s -o - | FileCheck %s
--- |
; ModuleID = 'simple.ll'

2
test/CodeGen/AVR/pseudo/ADCWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit add with carry pseudo instruction.

2
test/CodeGen/AVR/pseudo/ADDWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit add pseudo instruction.

2
test/CodeGen/AVR/pseudo/ANDIWRdK.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit ANDO pseudo instruction.

2
test/CodeGen/AVR/pseudo/ANDWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit AND pseudo instruction.

2
test/CodeGen/AVR/pseudo/ASRWRd.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/COMWRd.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit COM pseudo instruction.

2
test/CodeGen/AVR/pseudo/CPCWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit CPCW pseudo instruction.

2
test/CodeGen/AVR/pseudo/CPWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit CPW pseudo instruction.

2
test/CodeGen/AVR/pseudo/EORWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit EOR pseudo instruction.

2
test/CodeGen/AVR/pseudo/FRMIDX.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# TODO: Write this test.
# This instruction isn't expanded by the pseudo expansion passs, but

2
test/CodeGen/AVR/pseudo/INWRdA.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/LDDWRdPtrQ.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 %s -o - 2>&1 -march=avr | FileCheck %s
# RUN: llc -O0 %s -o - -march=avr | FileCheck %s
# This test checks the expansion of the 16-bit 'LDDWRdPtrQ' pseudo instruction.

2
test/CodeGen/AVR/pseudo/LDDWRdYQ.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 %s -o - 2>&1 -march=avr | FileCheck %s
# RUN: llc -O0 %s -o - -march=avr | FileCheck %s
# This test checks the expansion of the 16-bit 'LDDWRdYQ instruction

2
test/CodeGen/AVR/pseudo/LDIWRdK.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit LDIWRdK pseudo instruction.

2
test/CodeGen/AVR/pseudo/LDSWRdK.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit LDSWRdK pseudo instruction.

2
test/CodeGen/AVR/pseudo/LDWRdPtr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit LDWRdPtr pseudo instruction.

2
test/CodeGen/AVR/pseudo/LDWRdPtrPd.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit LDWRdPtrPd pseudo instruction.

2
test/CodeGen/AVR/pseudo/LDWRdPtrPi.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit LDWRdPtrPi pseudo instruction.

2
test/CodeGen/AVR/pseudo/LSLWRd.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/LSRWRd.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/ORIWRdK.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit OR pseudo instruction.

2
test/CodeGen/AVR/pseudo/ORWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit OR pseudo instruction.

2
test/CodeGen/AVR/pseudo/OUTWARr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/POPWRd.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/PUSHWRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/SBCIWRdK.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit subtraction with carry pseudo instruction.

2
test/CodeGen/AVR/pseudo/SBCWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit subtraction with carry pseudo instruction.

2
test/CodeGen/AVR/pseudo/SEXT.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/STDWPtrQRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/STSWKRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit STSWRdK pseudo instruction.

2
test/CodeGen/AVR/pseudo/STWPtrPdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/STWPtrPiRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/STWPtrRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit STSWRdK pseudo instruction.

2
test/CodeGen/AVR/pseudo/SUBIWRdK.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit subtraction pseudo instruction.

2
test/CodeGen/AVR/pseudo/SUBWRdRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
# This test checks the expansion of the 16-bit subtraction pseudo instruction.

2
test/CodeGen/AVR/pseudo/ZEXT.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/AVR/pseudo/expand-lddw-dst-src-same.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 %s -o - 2>&1 -march=avr | FileCheck %s
# RUN: llc -O0 %s -o - -march=avr | FileCheck %s
# This test ensures that the pseudo expander can correctly handle the case
# where we are expanding a 16-bit LDD instruction where the source and

2
test/CodeGen/AVR/relax-mem/STDWPtrQRr.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -O0 -run-pass=avr-relax-mem %s -o - 2>&1 | FileCheck %s
# RUN: llc -O0 -run-pass=avr-relax-mem %s -o - | FileCheck %s
--- |
target triple = "avr--"

2
test/CodeGen/Hexagon/expand-condsets-rm-reg.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -march=hexagon -run-pass expand-condsets -o - 2>&1 %s -verify-machineinstrs -debug-only=expand-condsets | FileCheck %s
# RUN: llc -march=hexagon -run-pass expand-condsets -o - %s -verify-machineinstrs -debug-only=expand-condsets | FileCheck %s
# REQUIRES: asserts
# Check that coalesced registers are removed from live intervals.

2
test/CodeGen/MIR/Generic/llvmIRMissing.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -run-pass none -o - %s 2>&1 | FileCheck %s
# RUN: llc -run-pass none -o - %s | FileCheck %s
# This test ensures that the MIR parser accepts files without the LLVM IR.
---

2
test/CodeGen/MIR/Generic/machine-basic-block-ir-block-reference.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -run-pass none -o - %s 2>&1 | FileCheck %s
# RUN: llc -run-pass none -o - %s | FileCheck %s
# This test ensures that the MIR parser preserves unnamed LLVM IR block
# references.

2
test/CodeGen/MIR/Generic/runPass.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -run-pass=greedy -debug-pass=Arguments -o - %s 2>&1 | FileCheck %s
# RUN: llc -run-pass=greedy -debug-pass=Arguments -o - %s | FileCheck %s
# Check that passes are initialized correctly, so that it's possible to
# use -run-pass.

2
test/CodeGen/MIR/X86/expected-named-register-in-allocation-hint.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -march=x86-64 -run-pass none -o - %s 2>&1 | FileCheck %s
# RUN: llc -march=x86-64 -run-pass none -o - %s | FileCheck %s
--- |

2
test/CodeGen/X86/implicit-use-spill.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -run-pass=greedy -mtriple=x86_64-apple-macosx -o - %s 2>&1 | FileCheck %s
# RUN: llc -run-pass=greedy -mtriple=x86_64-apple-macosx -o - %s | FileCheck %s
# Make sure we don't assert when we try to reload a value that is just implicitly used.
---