mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-30 15:10:33 +00:00
[X86] Remove INVPCID and SMAP feature flags. They aren't currently used by any instructions and not tested.
If we implement intrinsics for their instructions in the future, the feature flags can be added back with proper testing. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@294561 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
4b9bffa31e
commit
53daf1a1ce
@ -1368,11 +1368,9 @@ bool sys::getHostCPUFeatures(StringMap<bool> &Features) {
|
||||
Features["bmi"] = HasLeaf7 && ((EBX >> 3) & 1);
|
||||
Features["hle"] = HasLeaf7 && ((EBX >> 4) & 1);
|
||||
Features["bmi2"] = HasLeaf7 && ((EBX >> 8) & 1);
|
||||
Features["invpcid"] = HasLeaf7 && ((EBX >> 10) & 1);
|
||||
Features["rtm"] = HasLeaf7 && ((EBX >> 11) & 1);
|
||||
Features["rdseed"] = HasLeaf7 && ((EBX >> 18) & 1);
|
||||
Features["adx"] = HasLeaf7 && ((EBX >> 19) & 1);
|
||||
Features["smap"] = HasLeaf7 && ((EBX >> 20) & 1);
|
||||
Features["clflushopt"] = HasLeaf7 && ((EBX >> 23) & 1);
|
||||
Features["clwb"] = HasLeaf7 && ((EBX >> 24) & 1);
|
||||
Features["sha"] = HasLeaf7 && ((EBX >> 29) & 1);
|
||||
|
@ -217,10 +217,6 @@ def FeatureSlowDivide64 : SubtargetFeature<"idivq-to-divl",
|
||||
def FeaturePadShortFunctions : SubtargetFeature<"pad-short-functions",
|
||||
"PadShortFunctions", "true",
|
||||
"Pad short functions">;
|
||||
def FeatureINVPCID : SubtargetFeature<"invpcid", "HasInvPCId", "true",
|
||||
"Invalidate Process-Context Identifier">;
|
||||
def FeatureSMAP : SubtargetFeature<"smap", "HasSMAP", "true",
|
||||
"Supervisor Mode Access Protection">;
|
||||
def FeatureSGX : SubtargetFeature<"sgx", "HasSGX", "true",
|
||||
"Enable Software Guard Extensions">;
|
||||
def FeatureCLFLUSHOPT : SubtargetFeature<"clflushopt", "HasCLFLUSHOPT", "true",
|
||||
@ -496,7 +492,6 @@ def HSWFeatures : ProcessorFeatures<IVBFeatures.Value, [
|
||||
FeatureFMA,
|
||||
FeatureLZCNT,
|
||||
FeatureMOVBE,
|
||||
FeatureINVPCID,
|
||||
FeatureRTM,
|
||||
FeatureHLE,
|
||||
FeatureSlowIncDec
|
||||
@ -509,8 +504,7 @@ def : HaswellProc<"core-avx2">; // Legacy alias.
|
||||
|
||||
def BDWFeatures : ProcessorFeatures<HSWFeatures.Value, [
|
||||
FeatureADX,
|
||||
FeatureRDSEED,
|
||||
FeatureSMAP
|
||||
FeatureRDSEED
|
||||
]>;
|
||||
class BroadwellProc<string Name> : ProcModel<Name, HaswellModel,
|
||||
BDWFeatures.Value, []>;
|
||||
@ -785,7 +779,6 @@ def: ProcessorModel<"znver1", BtVer2Model, [
|
||||
FeatureRDRAND,
|
||||
FeatureRDSEED,
|
||||
FeatureSHA,
|
||||
FeatureSMAP,
|
||||
FeatureSSE4A,
|
||||
FeatureSlowSHLD,
|
||||
FeatureX87,
|
||||
|
@ -274,12 +274,6 @@ protected:
|
||||
/// Processor supports MPX - Memory Protection Extensions
|
||||
bool HasMPX;
|
||||
|
||||
/// Processor supports Invalidate Process-Context Identifier
|
||||
bool HasInvPCId;
|
||||
|
||||
/// Processor has Supervisor Mode Access Protection
|
||||
bool HasSMAP;
|
||||
|
||||
/// Processor has Software Guard Extensions
|
||||
bool HasSGX;
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user