mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-25 04:39:44 +00:00
[msan] Fix vector pack intrinsic handling.
This fixes a crash on MMX intrinsics, as well as a corner case in handling of all unsigned pack intrinsics. PR19953. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210454 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
6959336f6e
commit
544c895d71
@ -1928,24 +1928,82 @@ struct MemorySanitizerVisitor : public InstVisitor<MemorySanitizerVisitor> {
|
|||||||
setOriginForNaryOp(I);
|
setOriginForNaryOp(I);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
// \brief Get an X86_MMX-sized vector type.
|
||||||
|
Type *getMMXVectorTy(unsigned EltSizeInBits) {
|
||||||
|
const unsigned X86_MMXSizeInBits = 64;
|
||||||
|
return VectorType::get(IntegerType::get(*MS.C, EltSizeInBits),
|
||||||
|
X86_MMXSizeInBits / EltSizeInBits);
|
||||||
|
}
|
||||||
|
|
||||||
|
// \brief Returns a signed counterpart for an (un)signed-saturate-and-pack
|
||||||
|
// intrinsic.
|
||||||
|
Intrinsic::ID getSignedPackIntrinsic(Intrinsic::ID id) {
|
||||||
|
switch (id) {
|
||||||
|
case llvm::Intrinsic::x86_sse2_packsswb_128:
|
||||||
|
case llvm::Intrinsic::x86_sse2_packuswb_128:
|
||||||
|
return llvm::Intrinsic::x86_sse2_packsswb_128;
|
||||||
|
|
||||||
|
case llvm::Intrinsic::x86_sse2_packssdw_128:
|
||||||
|
case llvm::Intrinsic::x86_sse41_packusdw:
|
||||||
|
return llvm::Intrinsic::x86_sse2_packssdw_128;
|
||||||
|
|
||||||
|
case llvm::Intrinsic::x86_avx2_packsswb:
|
||||||
|
case llvm::Intrinsic::x86_avx2_packuswb:
|
||||||
|
return llvm::Intrinsic::x86_avx2_packsswb;
|
||||||
|
|
||||||
|
case llvm::Intrinsic::x86_avx2_packssdw:
|
||||||
|
case llvm::Intrinsic::x86_avx2_packusdw:
|
||||||
|
return llvm::Intrinsic::x86_avx2_packssdw;
|
||||||
|
|
||||||
|
case llvm::Intrinsic::x86_mmx_packsswb:
|
||||||
|
case llvm::Intrinsic::x86_mmx_packuswb:
|
||||||
|
return llvm::Intrinsic::x86_mmx_packsswb;
|
||||||
|
|
||||||
|
case llvm::Intrinsic::x86_mmx_packssdw:
|
||||||
|
return llvm::Intrinsic::x86_mmx_packssdw;
|
||||||
|
default:
|
||||||
|
llvm_unreachable("unexpected intrinsic id");
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
// \brief Instrument vector shift instrinsic.
|
// \brief Instrument vector shift instrinsic.
|
||||||
//
|
//
|
||||||
// This function instruments intrinsics like x86_mmx_packsswb, that
|
// This function instruments intrinsics like x86_mmx_packsswb, that
|
||||||
// packs elements of 2 input vectors into half as much bits with saturation.
|
// packs elements of 2 input vectors into half as much bits with saturation.
|
||||||
// Shadow is propagated with the same intrinsic applied to
|
// Shadow is propagated with the signed variant of the same intrinsic applied
|
||||||
// sext(Sa != zeroinitializer), sext(Sb != zeroinitializer).
|
// to sext(Sa != zeroinitializer), sext(Sb != zeroinitializer).
|
||||||
void handleVectorPackIntrinsic(IntrinsicInst &I) {
|
// EltSizeInBits is used only for x86mmx arguments.
|
||||||
|
void handleVectorPackIntrinsic(IntrinsicInst &I, unsigned EltSizeInBits = 0) {
|
||||||
assert(I.getNumArgOperands() == 2);
|
assert(I.getNumArgOperands() == 2);
|
||||||
|
bool isX86_MMX = I.getOperand(0)->getType()->isX86_MMXTy();
|
||||||
IRBuilder<> IRB(&I);
|
IRBuilder<> IRB(&I);
|
||||||
Value *S1 = getShadow(&I, 0);
|
Value *S1 = getShadow(&I, 0);
|
||||||
Value *S2 = getShadow(&I, 1);
|
Value *S2 = getShadow(&I, 1);
|
||||||
Type *T = S1->getType();
|
assert(isX86_MMX || S1->getType()->isVectorTy());
|
||||||
|
|
||||||
|
// SExt and ICmpNE below must apply to individual elements of input vectors.
|
||||||
|
// In case of x86mmx arguments, cast them to appropriate vector types and
|
||||||
|
// back.
|
||||||
|
Type *T = isX86_MMX ? getMMXVectorTy(EltSizeInBits) : S1->getType();
|
||||||
|
if (isX86_MMX) {
|
||||||
|
S1 = IRB.CreateBitCast(S1, T);
|
||||||
|
S2 = IRB.CreateBitCast(S2, T);
|
||||||
|
}
|
||||||
Value *S1_ext = IRB.CreateSExt(
|
Value *S1_ext = IRB.CreateSExt(
|
||||||
IRB.CreateICmpNE(S1, llvm::Constant::getNullValue(T)), T);
|
IRB.CreateICmpNE(S1, llvm::Constant::getNullValue(T)), T);
|
||||||
Value *S2_ext = IRB.CreateSExt(
|
Value *S2_ext = IRB.CreateSExt(
|
||||||
IRB.CreateICmpNE(S2, llvm::Constant::getNullValue(T)), T);
|
IRB.CreateICmpNE(S2, llvm::Constant::getNullValue(T)), T);
|
||||||
Value *S = IRB.CreateCall2(I.getCalledValue(), S1_ext, S2_ext,
|
if (isX86_MMX) {
|
||||||
"_msprop_vector_pack");
|
Type *X86_MMXTy = Type::getX86_MMXTy(*MS.C);
|
||||||
|
S1_ext = IRB.CreateBitCast(S1_ext, X86_MMXTy);
|
||||||
|
S2_ext = IRB.CreateBitCast(S2_ext, X86_MMXTy);
|
||||||
|
}
|
||||||
|
|
||||||
|
Function *ShadowFn = Intrinsic::getDeclaration(
|
||||||
|
F.getParent(), getSignedPackIntrinsic(I.getIntrinsicID()));
|
||||||
|
|
||||||
|
Value *S = IRB.CreateCall2(ShadowFn, S1_ext, S2_ext, "_msprop_vector_pack");
|
||||||
|
if (isX86_MMX) S = IRB.CreateBitCast(S, getShadowTy(&I));
|
||||||
setShadow(&I, S);
|
setShadow(&I, S);
|
||||||
setOriginForNaryOp(I);
|
setOriginForNaryOp(I);
|
||||||
}
|
}
|
||||||
@ -2074,12 +2132,18 @@ struct MemorySanitizerVisitor : public InstVisitor<MemorySanitizerVisitor> {
|
|||||||
case llvm::Intrinsic::x86_avx2_packssdw:
|
case llvm::Intrinsic::x86_avx2_packssdw:
|
||||||
case llvm::Intrinsic::x86_avx2_packuswb:
|
case llvm::Intrinsic::x86_avx2_packuswb:
|
||||||
case llvm::Intrinsic::x86_avx2_packusdw:
|
case llvm::Intrinsic::x86_avx2_packusdw:
|
||||||
case llvm::Intrinsic::x86_mmx_packsswb:
|
|
||||||
case llvm::Intrinsic::x86_mmx_packssdw:
|
|
||||||
case llvm::Intrinsic::x86_mmx_packuswb:
|
|
||||||
handleVectorPackIntrinsic(I);
|
handleVectorPackIntrinsic(I);
|
||||||
break;
|
break;
|
||||||
|
|
||||||
|
case llvm::Intrinsic::x86_mmx_packsswb:
|
||||||
|
case llvm::Intrinsic::x86_mmx_packuswb:
|
||||||
|
handleVectorPackIntrinsic(I, 16);
|
||||||
|
break;
|
||||||
|
|
||||||
|
case llvm::Intrinsic::x86_mmx_packssdw:
|
||||||
|
handleVectorPackIntrinsic(I, 32);
|
||||||
|
break;
|
||||||
|
|
||||||
default:
|
default:
|
||||||
if (!handleUnknownIntrinsic(I))
|
if (!handleUnknownIntrinsic(I))
|
||||||
visitInstruction(I);
|
visitInstruction(I);
|
||||||
|
@ -5,6 +5,7 @@ target triple = "x86_64-unknown-linux-gnu"
|
|||||||
|
|
||||||
declare <8 x i16> @llvm.x86.sse2.packssdw.128(<4 x i32>, <4 x i32>) nounwind readnone
|
declare <8 x i16> @llvm.x86.sse2.packssdw.128(<4 x i32>, <4 x i32>) nounwind readnone
|
||||||
declare <32 x i8> @llvm.x86.avx2.packuswb(<16 x i16> %a, <16 x i16> %b) nounwind readnone
|
declare <32 x i8> @llvm.x86.avx2.packuswb(<16 x i16> %a, <16 x i16> %b) nounwind readnone
|
||||||
|
declare x86_mmx @llvm.x86.mmx.packuswb(x86_mmx, x86_mmx) nounwind readnone
|
||||||
|
|
||||||
define <8 x i16> @Test_packssdw_128(<4 x i32> %a, <4 x i32> %b) sanitize_memory {
|
define <8 x i16> @Test_packssdw_128(<4 x i32> %a, <4 x i32> %b) sanitize_memory {
|
||||||
entry:
|
entry:
|
||||||
@ -33,6 +34,27 @@ entry:
|
|||||||
; CHECK-DAG: sext <16 x i1> {{.*}} to <16 x i16>
|
; CHECK-DAG: sext <16 x i1> {{.*}} to <16 x i16>
|
||||||
; CHECK-DAG: icmp ne <16 x i16> {{.*}}, zeroinitializer
|
; CHECK-DAG: icmp ne <16 x i16> {{.*}}, zeroinitializer
|
||||||
; CHECK-DAG: sext <16 x i1> {{.*}} to <16 x i16>
|
; CHECK-DAG: sext <16 x i1> {{.*}} to <16 x i16>
|
||||||
; CHECK-DAG: call <32 x i8> @llvm.x86.avx2.packuswb(
|
; CHECK-DAG: call <32 x i8> @llvm.x86.avx2.packsswb(
|
||||||
; CHECK-DAG: call <32 x i8> @llvm.x86.avx2.packuswb(
|
; CHECK-DAG: call <32 x i8> @llvm.x86.avx2.packuswb(
|
||||||
; CHECK: ret <32 x i8>
|
; CHECK: ret <32 x i8>
|
||||||
|
|
||||||
|
|
||||||
|
define x86_mmx @Test_mmx_packuswb(x86_mmx %a, x86_mmx %b) sanitize_memory {
|
||||||
|
entry:
|
||||||
|
%c = tail call x86_mmx @llvm.x86.mmx.packuswb(x86_mmx %a, x86_mmx %b) nounwind
|
||||||
|
ret x86_mmx %c
|
||||||
|
}
|
||||||
|
|
||||||
|
; CHECK-LABEL: @Test_mmx_packuswb(
|
||||||
|
; CHECK-DAG: bitcast i64 {{.*}} to <4 x i16>
|
||||||
|
; CHECK-DAG: bitcast i64 {{.*}} to <4 x i16>
|
||||||
|
; CHECK-DAG: icmp ne <4 x i16> {{.*}}, zeroinitializer
|
||||||
|
; CHECK-DAG: sext <4 x i1> {{.*}} to <4 x i16>
|
||||||
|
; CHECK-DAG: icmp ne <4 x i16> {{.*}}, zeroinitializer
|
||||||
|
; CHECK-DAG: sext <4 x i1> {{.*}} to <4 x i16>
|
||||||
|
; CHECK-DAG: bitcast <4 x i16> {{.*}} to x86_mmx
|
||||||
|
; CHECK-DAG: bitcast <4 x i16> {{.*}} to x86_mmx
|
||||||
|
; CHECK-DAG: call x86_mmx @llvm.x86.mmx.packsswb({{.*}}
|
||||||
|
; CHECK-DAG: bitcast x86_mmx {{.*}} to i64
|
||||||
|
; CHECK-DAG: call x86_mmx @llvm.x86.mmx.packuswb({{.*}}
|
||||||
|
; CHECK: ret x86_mmx
|
||||||
|
Loading…
Reference in New Issue
Block a user