RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-04-09 19:51:38 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix the clang -Werror build (-Wunused-variable)

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@228635 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
David Blaikie 2015-02-10 00:16:36 +00:00
parent 2fc495a300
commit 573db9f99b
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/Hexagon/HexagonInstrInfo.cpp
View File

@ -998,7 +998,6 @@ bool HexagonInstrInfo::isPredicatedNew(unsigned Opcode) const {
// Returns true, if a ST insn can be promoted to a new-value store. // Returns true, if a ST insn can be promoted to a new-value store.
bool HexagonInstrInfo::mayBeNewStore(const MachineInstr *MI) const { bool HexagonInstrInfo::mayBeNewStore(const MachineInstr *MI) const {
const HexagonRegisterInfo& QRI = getRegisterInfo();
const uint64_t F = MI->getDesc().TSFlags; const uint64_t F = MI->getDesc().TSFlags;
return ((F >> HexagonII::mayNVStorePos) & return ((F >> HexagonII::mayNVStorePos) &
@ -1313,7 +1312,6 @@ bool HexagonInstrInfo::isConditionalALU32 (const MachineInstr* MI) const {
bool HexagonInstrInfo:: bool HexagonInstrInfo::
isConditionalLoad (const MachineInstr* MI) const { isConditionalLoad (const MachineInstr* MI) const {
const HexagonRegisterInfo& QRI = getRegisterInfo();
switch (MI->getOpcode()) switch (MI->getOpcode())
{ {
default: return false; default: return false;
@ -1393,7 +1391,6 @@ isConditionalLoad (const MachineInstr* MI) const {
// is not valid for new-value stores. // is not valid for new-value stores.
bool HexagonInstrInfo:: bool HexagonInstrInfo::
isConditionalStore (const MachineInstr* MI) const { isConditionalStore (const MachineInstr* MI) const {
const HexagonRegisterInfo& QRI = getRegisterInfo();
switch (MI->getOpcode()) switch (MI->getOpcode())
{ {
default: return false; default: return false;