RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-03-03 10:27:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[X86] Move an encoding test from CodeGen to MC. NFC.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@262089 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Ahmed Bougacha 2016-02-26 23:00:03 +00:00
parent b1a7fb8d69
commit 5811aa75cf
2 changed files with 32 additions and 44 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
test/CodeGen/X86/lock-inst-encoding.ll
View File

@ -1,44 +0,0 @@
; RUN: llc -O0 --show-mc-encoding < %s | FileCheck %s
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
target triple = "x86_64-apple-darwin10.0.0"
; CHECK-LABEL: f1:
; CHECK: addq %{{.*}}, ({{.*}}){{.*}}encoding: [0xf0,0x48,0x01,0x37]
; CHECK: ret
define void @f1(i64* %a, i64 %b) nounwind {
%1 = atomicrmw add i64* %a, i64 %b monotonic
ret void
}
; CHECK-LABEL: f2:
; CHECK: subq %{{.*}}, ({{.*}}){{.*}}encoding: [0xf0,0x48,0x29,0x37]
; CHECK: ret
define void @f2(i64* %a, i64 %b) nounwind {
%1 = atomicrmw sub i64* %a, i64 %b monotonic
ret void
}
; CHECK-LABEL: f3:
; CHECK: andq %{{.*}}, ({{.*}}){{.*}}encoding: [0xf0,0x48,0x21,0x37]
; CHECK: ret
define void @f3(i64* %a, i64 %b) nounwind {
%1 = atomicrmw and i64* %a, i64 %b monotonic
ret void
}
; CHECK-LABEL: f4:
; CHECK: orq %{{.*}}, ({{.*}}){{.*}}encoding: [0xf0,0x48,0x09,0x37]
; CHECK: ret
define void @f4(i64* %a, i64 %b) nounwind {
%1 = atomicrmw or i64* %a, i64 %b monotonic
ret void
}
; CHECK-LABEL: f5:
; CHECK: xorq %{{.*}}, ({{.*}}){{.*}}encoding: [0xf0,0x48,0x31,0x37]
; CHECK: ret
define void @f5(i64* %a, i64 %b) nounwind {
%1 = atomicrmw xor i64* %a, i64 %b monotonic
ret void
}

32
test/MC/X86/x86-64.s
View File

@ -875,6 +875,38 @@ lock/incl 1(%rsp)
// CHECK: lock
// CHECK: incl 1(%rsp)
lock addq %rsi, (%rdi)
// CHECK: lock
// CHECK: encoding: [0xf0]
// CHECK: addq %rsi, (%rdi)
// CHECK: encoding: [0x48,0x01,0x37]
lock subq %rsi, (%rdi)
// CHECK: lock
// CHECK: encoding: [0xf0]
// CHECK: subq %rsi, (%rdi)
// CHECK: encoding: [0x48,0x29,0x37]
lock andq %rsi, (%rdi)
// CHECK: lock
// CHECK: encoding: [0xf0]
// CHECK: andq %rsi, (%rdi)
// CHECK: encoding: [0x48,0x21,0x37]
lock orq %rsi, (%rdi)
// CHECK: lock
// CHECK: encoding: [0xf0]
// CHECK: orq %rsi, (%rdi)
// CHECK: encoding: [0x48,0x09,0x37]
lock xorq %rsi, (%rdi)
// CHECK: lock
// CHECK: encoding: [0xf0]
// CHECK: xorq %rsi, (%rdi)
// CHECK: encoding: [0x48,0x31,0x37]
// rdar://8033482
rep movsl
// CHECK: rep