mirror of
https://github.com/RPCSX/llvm.git
synced 2025-02-20 13:04:00 +00:00
Added 2 notes
1) Skylake and KNL support for X86 2) masked intrinsics load/store/gather/scatter Differential Revision: http://reviews.llvm.org/D18353 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@264703 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
98ebf8c719
commit
5a15e95c59
@ -71,6 +71,13 @@ Non-comprehensive list of changes in this release
|
||||
|
||||
Makes programs 10x faster by doing Special New Thing.
|
||||
|
||||
Changes to the LLVM IR
|
||||
----------------------
|
||||
|
||||
* New intrinsics ``llvm.masked.load``, ``llvm.masked.store``,
|
||||
``llvm.masked.gather`` and ``llvm.masked.scatter`` were introduced to the
|
||||
LLVM IR to allow selective memory access for vector data types.
|
||||
|
||||
Changes to the ARM Backend
|
||||
--------------------------
|
||||
|
||||
@ -90,9 +97,15 @@ Changes to the PowerPC Target
|
||||
|
||||
|
||||
Changes to the X86 Target
|
||||
-----------------------------
|
||||
-------------------------
|
||||
|
||||
During this release ...
|
||||
* LLVM now supports the Intel CPU codenamed Skylake Server with AVX-512
|
||||
extensions using ``-march=skylake-avx512``. The switch enables the
|
||||
ISA extensions AVX-512{F, CD, VL, BW, DQ}.
|
||||
|
||||
* LLVM now supports the Intel CPU codenamed Knights Landing with AVX-512
|
||||
extensions using ``-march=knl``. The switch enables the ISA extensions
|
||||
AVX-512{F, CD, ER, PF}.
|
||||
|
||||
Changes to the AMDGPU Target
|
||||
-----------------------------
|
||||
|
Loading…
x
Reference in New Issue
Block a user