RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-12-22 12:08:26 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[AVR] Remove a set of redundant tests

Browse Source 
This fixes the build.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@289201 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dylan McKay 2016-12-09 11:22:26 +00:00
parent ce7af2b725
commit 5aeda31aad
4 changed files with 0 additions and 88 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
test/CodeGen/AVR/pseudo/LPMWRdZ.mir
View File

@ -1,22 +0,0 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# XFAIL: *
# This instruction is currently unimplemented.
--- |
target triple = "avr--"
define void @test() {
entry:
ret void
}
...
---
name: test
body: |
bb.0.entry:
; CHECK-LABEL: test
%r5r4 = LPMWRdZ %r31r30
...

22
test/CodeGen/AVR/pseudo/LPMWRdZPi.mir
View File

@ -1,22 +0,0 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# XFAIL: *
# This instruction is currently unimplemented.
--- |
target triple = "avr--"
define void @test() {
entry:
ret void
}
...
---
name: test
body: |
bb.0.entry:
; CHECK-LABEL: test
%r5r4 = LPMWRdZPi %r31r30, implicit-def %r31r30
...

22
test/CodeGen/AVR/pseudo/ROLWRd.mir
View File

@ -1,22 +0,0 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# XFAIL: *
# This instruction is unimplemented.
--- |
target triple = "avr--"
define void @test() {
entry:
ret void
}
...
---
name: test
body: |
bb.0.entry:
; CHECK-LABEL: test
%r15r14 = ROLWRd %r15r14, implicit-def %sreg, implicit %sreg
...

22
test/CodeGen/AVR/pseudo/RORWRd.mir
View File

@ -1,22 +0,0 @@
# RUN: llc -O0 -run-pass=avr-expand-pseudo %s -o - 2>&1 | FileCheck %s
# XFAIL: *
# This instruction is unimplemented.
--- |
target triple = "avr--"
define void @test() {
entry:
ret void
}
...
---
name: test
body: |
bb.0.entry:
; CHECK-LABEL: test
%r15r14 = RORWRd %r15r14, implicit-def %sreg, implicit %sreg
...