mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-28 06:00:28 +00:00
Goodbye, AddRegNumToValues
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@9309 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1ee1e64293
commit
5c288becab
@ -630,12 +630,6 @@ struct UltraSparcCacheInfo: public TargetCacheInfo {
|
||||
};
|
||||
|
||||
|
||||
/// createAddRegNumToValuesPass - this pass adds unsigned register numbers to
|
||||
/// instructions, since that's not done by the Sparc InstSelector, but that's
|
||||
/// how the target-independent register allocator in the JIT likes to see
|
||||
/// instructions. This pass enables the usage of the JIT register allocator(s).
|
||||
Pass *createAddRegNumToValuesPass();
|
||||
|
||||
/// createStackSlotsPass - External interface to stack-slots pass that enters 2
|
||||
/// empty slots at the top of each function stack
|
||||
Pass *createStackSlotsPass(const TargetMachine &TM);
|
||||
|
@ -254,10 +254,6 @@ bool UltraSparc::addPassesToJITCompile(FunctionPassManager &PM) {
|
||||
|
||||
PM.add(createInstructionSelectionPass(*this));
|
||||
|
||||
// new pass: convert Value* in MachineOperand to an unsigned register
|
||||
// this brings it in line with what the X86 JIT's RegisterAllocator expects
|
||||
//PM.add(createAddRegNumToValuesPass());
|
||||
|
||||
PM.add(getRegisterAllocator(*this));
|
||||
PM.add(getPrologEpilogInsertionPass());
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user