RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-24 05:09:34 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Allow inline asm nodes with empty bodies inside JIT.

Browse Source 
This unbreaks explicit reg vars inside JIT, which are
implemented in such hacky way :)

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55128 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov 2008-08-21 17:33:01 +00:00
parent b6135a054d
commit 62990bafa3
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/X86/X86CodeEmitter.cpp
View File

@ -486,9 +486,13 @@ void Emitter::emitInstruction(const MachineInstr &MI,
default:
assert(0 && "psuedo instructions should be removed before code emission");
break;
case TargetInstrInfo::INLINEASM:
assert(0 && "JIT does not support inline asm!\n");
case TargetInstrInfo::INLINEASM: {
const char* Value = MI.getOperand(0).getSymbolName();
/* We allow inline assembler nodes with empty bodies - they can
implicitly define registers, which is ok for JIT. */
assert((Value[0] == 0) && "JIT does not support inline asm!\n");
break;
}
case TargetInstrInfo::DBG_LABEL:
case TargetInstrInfo::EH_LABEL:
MCE.emitLabel(MI.getOperand(0).getImm());