RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-23 04:35:43 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Further cleanups and simplifications

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@9282 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2003-10-20 04:48:06 +00:00
parent 6c09db2959
commit 6ac1d71588
2 changed files with 34 additions and 64 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

49
lib/Target/X86/InstSelectSimple.cpp
View File

@ -1574,30 +1574,19 @@ void ISel::visitLoadInst(LoadInst &I) {
unsigned DestReg = getReg(I); unsigned DestReg = getReg(I);
unsigned Class = getClassB(I.getType()); unsigned Class = getClassB(I.getType());
switch (Class) {
case cFP: { if (Class == cLong) {
MachineBasicBlock::iterator MBBI = BB->end(); addDirectMem(BuildMI(BB, X86::MOVmr32, 4, DestReg), SrcAddrReg);
assert(I.getType() == Type::FloatTy || I.getType() == Type::DoubleTy && addRegOffset(BuildMI(BB, X86::MOVmr32, 4, DestReg+1), SrcAddrReg, 4);
"Unknown FP type!");
unsigned Opc = I.getType() == Type::FloatTy ? X86::FLDr32 : X86::FLDr64;
addDirectMem(BMI(BB, MBBI, Opc, 4, DestReg), SrcAddrReg);
return; return;
} }
case cLong: case cInt: case cShort: case cByte:
break; // Integers of various sizes handled below
default: assert(0 && "Unknown memory class!");
}
unsigned IReg = DestReg; static const unsigned Opcodes[] = {
X86::MOVmr8, X86::MOVmr16, X86::MOVmr32, X86::FLDr32
static const unsigned Opcode[] = {
X86::MOVmr8, X86::MOVmr16, X86::MOVmr32, 0, X86::MOVmr32
}; };
addDirectMem(BuildMI(BB, Opcode[Class], 4, DestReg), SrcAddrReg); unsigned Opcode = Opcodes[Class];
if (I.getType() == Type::DoubleTy) Opcode = X86::FLDr64;
// Handle long values now... addDirectMem(BuildMI(BB, Opcode, 4, DestReg), SrcAddrReg);
if (Class == cLong)
addRegOffset(BuildMI(BB, X86::MOVmr32, 4, DestReg+1), SrcAddrReg, 4);
} }
/// visitStoreInst - Implement LLVM store instructions in terms of the x86 'mov' /// visitStoreInst - Implement LLVM store instructions in terms of the x86 'mov'
@ -1609,23 +1598,19 @@ void ISel::visitStoreInst(StoreInst &I) {
const Type *ValTy = I.getOperand(0)->getType(); const Type *ValTy = I.getOperand(0)->getType();
unsigned Class = getClassB(ValTy); unsigned Class = getClassB(ValTy);
switch (Class) {
case cLong: if (Class == cLong) {
addDirectMem(BuildMI(BB, X86::MOVrm32, 1+4), AddressReg).addReg(ValReg); addDirectMem(BuildMI(BB, X86::MOVrm32, 1+4), AddressReg).addReg(ValReg);
addRegOffset(BuildMI(BB, X86::MOVrm32, 1+4), AddressReg,4).addReg(ValReg+1); addRegOffset(BuildMI(BB, X86::MOVrm32, 1+4), AddressReg,4).addReg(ValReg+1);
return; return;
case cFP: {
unsigned StoreOpcode = ValTy == Type::FloatTy ? X86::FSTr32 : X86::FSTr64;
addDirectMem(BuildMI(BB, StoreOpcode, 5), AddressReg).addReg(ValReg);
return;
}
case cInt: case cShort: case cByte:
break; // Integers of various sizes handled below
default: assert(0 && "Unknown memory class!");
} }
static const unsigned Opcode[] = { X86::MOVrm8, X86::MOVrm16, X86::MOVrm32 }; static const unsigned Opcodes[] = {
addDirectMem(BuildMI(BB, Opcode[Class], 1+4), AddressReg).addReg(ValReg); X86::MOVrm8, X86::MOVrm16, X86::MOVrm32, X86::FSTr32
};
unsigned Opcode = Opcodes[Class];
if (ValTy == Type::DoubleTy) Opcode = X86::FSTr64;
addDirectMem(BuildMI(BB, Opcode, 1+4), AddressReg).addReg(ValReg);
} }

49
lib/Target/X86/X86ISelSimple.cpp
View File

@ -1574,30 +1574,19 @@ void ISel::visitLoadInst(LoadInst &I) {
unsigned DestReg = getReg(I); unsigned DestReg = getReg(I);
unsigned Class = getClassB(I.getType()); unsigned Class = getClassB(I.getType());
switch (Class) {
case cFP: { if (Class == cLong) {
MachineBasicBlock::iterator MBBI = BB->end(); addDirectMem(BuildMI(BB, X86::MOVmr32, 4, DestReg), SrcAddrReg);
assert(I.getType() == Type::FloatTy || I.getType() == Type::DoubleTy && addRegOffset(BuildMI(BB, X86::MOVmr32, 4, DestReg+1), SrcAddrReg, 4);
"Unknown FP type!");
unsigned Opc = I.getType() == Type::FloatTy ? X86::FLDr32 : X86::FLDr64;
addDirectMem(BMI(BB, MBBI, Opc, 4, DestReg), SrcAddrReg);
return; return;
} }
case cLong: case cInt: case cShort: case cByte:
break; // Integers of various sizes handled below
default: assert(0 && "Unknown memory class!");
}
unsigned IReg = DestReg; static const unsigned Opcodes[] = {
X86::MOVmr8, X86::MOVmr16, X86::MOVmr32, X86::FLDr32
static const unsigned Opcode[] = {
X86::MOVmr8, X86::MOVmr16, X86::MOVmr32, 0, X86::MOVmr32
}; };
addDirectMem(BuildMI(BB, Opcode[Class], 4, DestReg), SrcAddrReg); unsigned Opcode = Opcodes[Class];
if (I.getType() == Type::DoubleTy) Opcode = X86::FLDr64;
// Handle long values now... addDirectMem(BuildMI(BB, Opcode, 4, DestReg), SrcAddrReg);
if (Class == cLong)
addRegOffset(BuildMI(BB, X86::MOVmr32, 4, DestReg+1), SrcAddrReg, 4);
} }
/// visitStoreInst - Implement LLVM store instructions in terms of the x86 'mov' /// visitStoreInst - Implement LLVM store instructions in terms of the x86 'mov'
@ -1609,23 +1598,19 @@ void ISel::visitStoreInst(StoreInst &I) {
const Type *ValTy = I.getOperand(0)->getType(); const Type *ValTy = I.getOperand(0)->getType();
unsigned Class = getClassB(ValTy); unsigned Class = getClassB(ValTy);
switch (Class) {
case cLong: if (Class == cLong) {
addDirectMem(BuildMI(BB, X86::MOVrm32, 1+4), AddressReg).addReg(ValReg); addDirectMem(BuildMI(BB, X86::MOVrm32, 1+4), AddressReg).addReg(ValReg);
addRegOffset(BuildMI(BB, X86::MOVrm32, 1+4), AddressReg,4).addReg(ValReg+1); addRegOffset(BuildMI(BB, X86::MOVrm32, 1+4), AddressReg,4).addReg(ValReg+1);
return; return;
case cFP: {
unsigned StoreOpcode = ValTy == Type::FloatTy ? X86::FSTr32 : X86::FSTr64;
addDirectMem(BuildMI(BB, StoreOpcode, 5), AddressReg).addReg(ValReg);
return;
}
case cInt: case cShort: case cByte:
break; // Integers of various sizes handled below
default: assert(0 && "Unknown memory class!");
} }
static const unsigned Opcode[] = { X86::MOVrm8, X86::MOVrm16, X86::MOVrm32 }; static const unsigned Opcodes[] = {
addDirectMem(BuildMI(BB, Opcode[Class], 1+4), AddressReg).addReg(ValReg); X86::MOVrm8, X86::MOVrm16, X86::MOVrm32, X86::FSTr32
};
unsigned Opcode = Opcodes[Class];
if (ValTy == Type::DoubleTy) Opcode = X86::FSTr64;
addDirectMem(BuildMI(BB, Opcode, 1+4), AddressReg).addReg(ValReg);
} }