RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-03-03 18:37:56 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

remove some #ifdef'd out code, which should properly be in the dag combiner anyway.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25941 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-02-03 20:13:59 +00:00
parent 4efab056e1
commit 7632e2beb4
1 changed files with 0 additions and 30 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
View File

@ -1504,36 +1504,6 @@ void SelectionDAGLowering::visitFrameReturnAddress(CallInst &I, bool isFrame) {
}
void SelectionDAGLowering::visitMemIntrinsic(CallInst &I, unsigned Op) {
#if 0
// If the size of the cpy/move/set is constant (known)
if (ConstantUInt* op3 = dyn_cast<ConstantUInt>(I.getOperand(3))) {
uint64_t size = op3->getValue();
switch (Op) {
case ISD::MEMSET:
if (size <= TLI.getMaxStoresPerMemSet()) {
if (ConstantUInt* op4 = dyn_cast<ConstantUInt>(I.getOperand(4))) {
uint64_t TySize = TLI.getTargetData().getTypeSize(Ty);
uint64_t align = op4.getValue();
while (size > align) {
size -=align;
}
Value *SrcV = I.getOperand(0);
SDOperand Src = getValue(SrcV);
SDOperand Ptr = getValue(I.getOperand(1));
DAG.setRoot(DAG.getNode(ISD::STORE, MVT::Other, getRoot(), Src, Ptr,
DAG.getSrcValue(I.getOperand(1))));
}
break;
}
break; // don't do this optimization, use a normal memset
case ISD::MEMMOVE:
case ISD::MEMCPY:
break; // FIXME: not implemented yet
}
}
#endif
// Non-optimized version
std::vector<SDOperand> Ops;
Ops.push_back(getRoot());
Ops.push_back(getValue(I.getOperand(1)));