mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-12 06:06:19 +00:00
First step towards V9 instructions in the V8 backend, two conditional move
patterns. This allows emission of this code:
t1:
save -96, %o6, %o6
subcc %i0, %i1, %l0
move %icc, %i0, %i2
or %g0, %i2, %i0
restore %g0, %g0, %g0
retl
nop
instead of this:
t1:
save -96, %o6, %o6
subcc %i0, %i1, %l0
be .LBBt1_2 !
nop
.LBBt1_1: !
or %g0, %i2, %i0
.LBBt1_2: !
restore %g0, %g0, %g0
retl
nop
for this:
int %t1(int %a, int %b, int %c) {
%tmp.2 = seteq int %a, %b
%tmp3 = select bool %tmp.2, int %a, int %c
ret int %tmp3
}
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25809 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
parent
6f63001214
commit
76afdc9a80
@ -1,10 +1,4 @@
|
||||
|
||||
Meta TODO list:
|
||||
1. Create a new DAG -> DAG instruction selector, by adding patterns to the
|
||||
instructions.
|
||||
2. ???
|
||||
3. profit!
|
||||
|
||||
To-do
|
||||
-----
|
||||
|
||||
@ -12,4 +6,5 @@ To-do
|
||||
address all of the time.
|
||||
* We can fold small constant offsets into the %hi/%lo references to constant
|
||||
pool addresses as well.
|
||||
* When in V9 mode, register allocate %icc[0-3].
|
||||
|
||||
|
||||
@ -850,9 +850,15 @@ SparcV8TargetLowering::InsertAtEndOfBasicBlock(MachineInstr *MI,
|
||||
namespace {
|
||||
class SparcV8DAGToDAGISel : public SelectionDAGISel {
|
||||
SparcV8TargetLowering V8Lowering;
|
||||
|
||||
/// Subtarget - Keep a pointer to the Sparc Subtarget around so that we can
|
||||
/// make the right decision when generating code for different targets.
|
||||
const SparcV8Subtarget &Subtarget;
|
||||
public:
|
||||
SparcV8DAGToDAGISel(TargetMachine &TM)
|
||||
: SelectionDAGISel(V8Lowering), V8Lowering(TM) {}
|
||||
: SelectionDAGISel(V8Lowering), V8Lowering(TM),
|
||||
Subtarget(TM.getSubtarget<SparcV8Subtarget>()) {
|
||||
}
|
||||
|
||||
SDOperand Select(SDOperand Op);
|
||||
|
||||
|
||||
@ -17,6 +17,23 @@
|
||||
|
||||
include "SparcV8InstrFormats.td"
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// Feature predicates.
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
// HasV9 - This predicate is true when the target processor supports V9
|
||||
// instructions. Note that the machine may be running in 32-bit mode.
|
||||
def HasV9 : Predicate<"Subtarget.isV9()">;
|
||||
|
||||
// HasVIS - This is true when the target processor has VIS extensions.
|
||||
def HasVIS : Predicate<"Subtarget.isVIS()">;
|
||||
|
||||
// UseDeprecatedInsts - This predicate is true when the target processor is a
|
||||
// V8, or when it is V9 but the V8 deprecated instructions are efficient enough
|
||||
// to use when appropriate. In either of these cases, the instruction selector
|
||||
// will pick deprecated instructions.
|
||||
def UseDeprecatedInsts : Predicate<"Subtarget.useDeprecatedV8Instructions()">;
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// Instruction Pattern Stuff
|
||||
//===----------------------------------------------------------------------===//
|
||||
@ -168,6 +185,7 @@ let usesCustomDAGSchedInserter = 1 in { // Expanded by the scheduler.
|
||||
imm:$Cond, FCC))]>;
|
||||
}
|
||||
|
||||
|
||||
// Section A.3 - Synthetic Instructions, p. 85
|
||||
// special cases of JMPL:
|
||||
let isReturn = 1, isTerminator = 1, hasDelaySlot = 1, noResults = 1 in {
|
||||
@ -706,6 +724,24 @@ def FCMPD : F3_3<2, 0b110101, 0b001010010,
|
||||
"fcmpd $src1, $src2\n\tnop",
|
||||
[(set FCC, (V8cmpfcc DFPRegs:$src1, DFPRegs:$src2))]>;
|
||||
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// V9 Instructions
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
// V9 Conditional Moves.
|
||||
let Predicates = [HasV9], isTwoAddress = 1 in {
|
||||
// FIXME: Add instruction encodings for the JIT some day.
|
||||
def MOVNE : Pseudo<(ops IntRegs:$dst, IntRegs:$T, IntRegs:$F),
|
||||
"movne %icc, $F, $dst",
|
||||
[(set IntRegs:$dst,
|
||||
(V8selecticc IntRegs:$F, IntRegs:$T, 22, ICC))]>;
|
||||
def MOVEQ : Pseudo<(ops IntRegs:$dst, IntRegs:$T, IntRegs:$F),
|
||||
"move %icc, $F, $dst",
|
||||
[(set IntRegs:$dst,
|
||||
(V8selecticc IntRegs:$F, IntRegs:$T, 17, ICC))]>;
|
||||
}
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// Non-Instruction Patterns
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
@ -1,10 +1,4 @@
|
||||
|
||||
Meta TODO list:
|
||||
1. Create a new DAG -> DAG instruction selector, by adding patterns to the
|
||||
instructions.
|
||||
2. ???
|
||||
3. profit!
|
||||
|
||||
To-do
|
||||
-----
|
||||
|
||||
@ -12,4 +6,5 @@ To-do
|
||||
address all of the time.
|
||||
* We can fold small constant offsets into the %hi/%lo references to constant
|
||||
pool addresses as well.
|
||||
* When in V9 mode, register allocate %icc[0-3].
|
||||
|
||||
|
||||
@ -850,9 +850,15 @@ SparcV8TargetLowering::InsertAtEndOfBasicBlock(MachineInstr *MI,
|
||||
namespace {
|
||||
class SparcV8DAGToDAGISel : public SelectionDAGISel {
|
||||
SparcV8TargetLowering V8Lowering;
|
||||
|
||||
/// Subtarget - Keep a pointer to the Sparc Subtarget around so that we can
|
||||
/// make the right decision when generating code for different targets.
|
||||
const SparcV8Subtarget &Subtarget;
|
||||
public:
|
||||
SparcV8DAGToDAGISel(TargetMachine &TM)
|
||||
: SelectionDAGISel(V8Lowering), V8Lowering(TM) {}
|
||||
: SelectionDAGISel(V8Lowering), V8Lowering(TM),
|
||||
Subtarget(TM.getSubtarget<SparcV8Subtarget>()) {
|
||||
}
|
||||
|
||||
SDOperand Select(SDOperand Op);
|
||||
|
||||
|
||||
@ -17,6 +17,23 @@
|
||||
|
||||
include "SparcV8InstrFormats.td"
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// Feature predicates.
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
// HasV9 - This predicate is true when the target processor supports V9
|
||||
// instructions. Note that the machine may be running in 32-bit mode.
|
||||
def HasV9 : Predicate<"Subtarget.isV9()">;
|
||||
|
||||
// HasVIS - This is true when the target processor has VIS extensions.
|
||||
def HasVIS : Predicate<"Subtarget.isVIS()">;
|
||||
|
||||
// UseDeprecatedInsts - This predicate is true when the target processor is a
|
||||
// V8, or when it is V9 but the V8 deprecated instructions are efficient enough
|
||||
// to use when appropriate. In either of these cases, the instruction selector
|
||||
// will pick deprecated instructions.
|
||||
def UseDeprecatedInsts : Predicate<"Subtarget.useDeprecatedV8Instructions()">;
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// Instruction Pattern Stuff
|
||||
//===----------------------------------------------------------------------===//
|
||||
@ -168,6 +185,7 @@ let usesCustomDAGSchedInserter = 1 in { // Expanded by the scheduler.
|
||||
imm:$Cond, FCC))]>;
|
||||
}
|
||||
|
||||
|
||||
// Section A.3 - Synthetic Instructions, p. 85
|
||||
// special cases of JMPL:
|
||||
let isReturn = 1, isTerminator = 1, hasDelaySlot = 1, noResults = 1 in {
|
||||
@ -706,6 +724,24 @@ def FCMPD : F3_3<2, 0b110101, 0b001010010,
|
||||
"fcmpd $src1, $src2\n\tnop",
|
||||
[(set FCC, (V8cmpfcc DFPRegs:$src1, DFPRegs:$src2))]>;
|
||||
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// V9 Instructions
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
// V9 Conditional Moves.
|
||||
let Predicates = [HasV9], isTwoAddress = 1 in {
|
||||
// FIXME: Add instruction encodings for the JIT some day.
|
||||
def MOVNE : Pseudo<(ops IntRegs:$dst, IntRegs:$T, IntRegs:$F),
|
||||
"movne %icc, $F, $dst",
|
||||
[(set IntRegs:$dst,
|
||||
(V8selecticc IntRegs:$F, IntRegs:$T, 22, ICC))]>;
|
||||
def MOVEQ : Pseudo<(ops IntRegs:$dst, IntRegs:$T, IntRegs:$F),
|
||||
"move %icc, $F, $dst",
|
||||
[(set IntRegs:$dst,
|
||||
(V8selecticc IntRegs:$F, IntRegs:$T, 17, ICC))]>;
|
||||
}
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// Non-Instruction Patterns
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
Loading…
Reference in New Issue
Block a user