RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-10 22:46:20 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[ARM] Minor refactoring. NFC.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@249464 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chad Rosier 2015-10-06 20:51:26 +00:00
parent ea139f1c91
commit 86e10f92b5
1 changed files with 10 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
lib/Target/ARM/ARMISelLowering.cpp
View File

@ -9844,12 +9844,13 @@ static SDValue PerformVCVTCombine(SDNode *N, SelectionDAG &DAG,
if (!Op.getValueType().isVector() || Op.getOpcode() != ISD::FMUL)
return SDValue();
uint64_t C;
SDValue ConstVec = Op->getOperand(1);
bool isSigned = N->getOpcode() == ISD::FP_TO_SINT;
if (!isa<BuildVectorSDNode>(ConstVec))
return SDValue();
if (ConstVec.getOpcode() != ISD::BUILD_VECTOR ||
!isConstVecPow2(ConstVec, isSigned, C))
uint64_t C;
bool isSigned = N->getOpcode() == ISD::FP_TO_SINT;
if (!isConstVecPow2(ConstVec, isSigned, C))
return SDValue();
MVT FloatTy = Op.getSimpleValueType().getVectorElementType();
@ -9899,12 +9900,13 @@ static SDValue PerformVDIVCombine(SDNode *N, SelectionDAG &DAG,
(OpOpcode != ISD::SINT_TO_FP && OpOpcode != ISD::UINT_TO_FP))
return SDValue();
uint64_t C;
SDValue ConstVec = N->getOperand(1);
bool isSigned = OpOpcode == ISD::SINT_TO_FP;
if (!isa<BuildVectorSDNode>(ConstVec))
return SDValue();
if (ConstVec.getOpcode() != ISD::BUILD_VECTOR ||
!isConstVecPow2(ConstVec, isSigned, C))
uint64_t C;
bool isSigned = OpOpcode == ISD::SINT_TO_FP;
if (!isConstVecPow2(ConstVec, isSigned, C))
return SDValue();
MVT FloatTy = N->getSimpleValueType(0).getVectorElementType();